Simulation of Wideband Power Amplifier Design for Software Defined Radio (SDR) Using Feedback and Balanced Topology

A. Salleh, M.Z.A Abd Aziz, N. R. Mohamad, N. M. Z. Hashim, A. S. Ja’afar

Center for Telecommunication Research and Innovation (CeTRI), Faculty of Electronic & Computer Engineering, Universiti Teknikal Malaysia Melaka (UTeM), Malaysia

azahari@utem.edu.my, mohamadzoinol, najmiahradhi@utem.edu.my, nikzarifie@utem.edu.my, shukur@utem.edu.my

Keywords: Power amplifier, Software Defined Radio, Feedback Topology, ADS, Gain

Abstract. This paper presents the design of power amplifier based on balanced and feedback topology for Software Defined Radio (SDR) using Agilent Advanced Design System (ADS) software. There is a growing interest in SDR in recent years upon the development of new technologies which capable to support a coverage of Global System for Mobile (GSM), Third Generation (3G) and Wireless Local Area Network (WLAN) at the same location provided by one base station compare to before which is needed a separate base station for different channel bandwidth. The main objective of this research is to design a wideband power amplifier for SDR system that can support wide range frequency from 1.7 GHz to 2.7 GHz using GaAs Enhancement-mode pHEMT transistor from Avago Technologies. The relevant amplifier theory with detailed descriptions of design and simulation processes was discussed in this paper. There are three techniques which are single stage, balanced, and the feedback was used for wideband power amplifier design. In 1 dB compression point for the simulated amplifier, more than 30 dBm of output power, efficiency (PAE) of 50% and gain of 10 dB are achieved. The design based on feedback topology give the highest gain and output power compared to balanced topology.

1. Introduction

Basically, the function of wideband Power Amplifier is to increase the power level which to take a weak signal and make it strong enough to drive a signal especially in transceiver system. However, this wide bandwidth coverage makes the circuit design of key radio frequency (RF) blocks of the front-end transceiver system becomes more complicated. Therefore, the implementation of wideband RF power amplifier (PA) need to consider the following parameter, such as linearity, efficiency, gain, insertion loss and return loss [1]-[3].

The SDR technology is capable to support a coverage of GSM, 3G and WiMaX at the same location provided by one base station compare to before which is needed a separate base station for different channel bandwidth. It’s advantages such as inexpensive technique for multimedia, multiband, multifunctional wireless device that can be improved using the software. The main requirement of wideband power amplifier design for SDR is to minimize the costing and small size system [4]-[6]. Currently, the technology was applied in wideband frequency applications including military, commercial and civilian radio [7]-[8]. Communication system face problems using narrowband bandwidth nowadays because this system has multiple power amplifier which is included supporting bias, matching, switch and filter circuitry, so all of these components further increase the cost of production. The wideband technology takes place in a short range communication system instead of narrow-band due to narrowband inability to deal with some
important topics in nowadays technology such as security, high data rate, signal loss, and range resolution [9]. Fig. 1 shows the SDR architecture.

Narrow band technology such as Bluetooth confront with the problem of multipath fading which is described as signal loss due to the destructive interference of continuous wave signals. Moreover, the problem in narrowband is that the signals transmit are insecure because narrowband signals are easily detected and jammed narrowband signals also facing a problem of poor range resolution for tracking applications and limited data rate because narrow RF bandwidth means narrow data bandwidth. The wideband power amplifier is better compare to narrowband power amplifier due to provide the minimum components and overall size[10].

![Fig. 1 SDR Architecture](image)

2. Literature Review

The optimal performance of the SDR architecture system is depending on power amplifier design which can be effect to the signal quality, data rate and power efficiency. In the wireless system, the critical issue in the downlink transmission is the efficiency and linearity of power amplifier. The power amplifier required to operate in back-off area for good linearity which based on error vector magnitude (EVM) parameter. The DC power will increase and introduced the additional thermal dissipated due to low efficiency of power amplifiers. The level of efficiency can be controlled using various linearization methods [11]-16. Table 1 shows the previous works related to this research.

<table>
<thead>
<tr>
<th>Author</th>
<th>Frequency (GHz)</th>
<th>Gain (dB)</th>
<th>Noise Figure (dB)</th>
<th>Output Power (dBm)</th>
<th>Application/Design Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>[17]</td>
<td>1.5 – 3</td>
<td>&gt;10</td>
<td>&lt;1</td>
<td>41.43</td>
<td>-</td>
</tr>
<tr>
<td>[18]</td>
<td>0.4 – 3</td>
<td>25</td>
<td>&lt;1</td>
<td>26.6</td>
<td>-</td>
</tr>
<tr>
<td>[20]</td>
<td>0.1 – 1.8</td>
<td>11</td>
<td>&lt;1</td>
<td>44.2</td>
<td>Instrumentation application</td>
</tr>
<tr>
<td>[21]</td>
<td>3.1 – 10.6</td>
<td>12.8</td>
<td>0.5</td>
<td>28.75</td>
<td>Distributed Amplifier for UWB frequency</td>
</tr>
</tbody>
</table>

3. Design Methodology

The methodology of design involves specification of design, selection of transistor, stability, matching network, DC biasing and the types of topology power amplifier. Specifications of the wideband power amplifier design for SDR system is shown in Table 2. The wideband power amplifier is designed using transistor Avago Technologies’ ATF-501P8 and stub matching is used for it is input and output matching. The type of transistor is build by GaAs Enhancement-mode pHEMT process from Avago Technologies.

In order to obtain a constant gain over a wide frequency range, the input matching network of the PAs is required to be designed properly, while the output is matched for maximum power or
maximum efficiency. There are various techniques that can be used to achieve a wider bandwidth. In this section, the three most common bandwidth enhancement techniques were used which is reactive matching, lossy matching, balanced amplifier and feedback amplifier [3]-[4]. Feedback topology offers can increase stability in the amplification, reduces distortion, easier to achieve desired input and output impedances and achieve wide bandwidth. In addition, it can improve the input and output match, and stability by reducing the gain at low frequencies. However, the feedback resistor consumes power, and so it should be able to dissipate the heat. For power output designs, such as in this research, the feedback approach is most suitable. Consider the transistor with series-shunt feedback resistors and Fig. 2 shows some kinds of feedback networks. However, the input and output matching will improve with constant gain response by using a balanced amplifier technique as shown in Fig. 3. The input and output reflections from two identical amplifier can be reduced using two 90º couplers.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Target/Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Frequency (GHz)</td>
<td>1.7 – 2.7</td>
</tr>
<tr>
<td>Output Power (dBm)</td>
<td>&gt; 30</td>
</tr>
<tr>
<td>Gain (dB)</td>
<td>&gt; 10</td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>&gt; 50</td>
</tr>
<tr>
<td>Transistor</td>
<td>GaAs Phemt</td>
</tr>
<tr>
<td>Noise Figure</td>
<td>&lt; 1</td>
</tr>
<tr>
<td>Matching Network</td>
<td>Single Stub</td>
</tr>
<tr>
<td>Topology</td>
<td>Balanced and Feedback Amplifier</td>
</tr>
</tbody>
</table>

Fig. 2 Type of Feedback circuit
Unconditional stability of the circuit is another important parameter in designing of power amplifier, this characteristic means that the device does not oscillate over a range of frequencies with any combination of source and load impedance. The stability is depending on Rollet’s stability factor, \( K \) and \( \Delta \) which shown in Eq. 1 and Eq. 2.

\[
|\Delta| = S_{11}S_{22} - S_{12}S_{21}
\]  

\[
K = \frac{1 - |S_{11}|^2 - |S_{22}|^2 + |\Delta|^2}{2S_{12}S_{21}}
\]  

Next, the purpose of biasing is so that the amplifier design can operate at the selected biasing point which is gate voltage, \( V_{gs} \) and current, \( I \). The biasing network must be able to hold the operating point constant over variations in temperature and device parameters. The biasing process obtained the transistor static IV curves for the desired amplifier classes such as Class A, AB, B, or C which the Class A is chosen to get the optimum load line on the IV curve. The purpose of adding the matching network to the system is to provide the maximum delivery to the load of the RF power available from the source. Matching network is typically placed between the transmission line and load which ideally lossless and able to avoid unnecessary loss of power. There are several types of matching technique such as matching with lumped elements, single stub matching and quarter wave transformer [2]. The input and output impedances must be matched to the source and the load impedances to prohibit reflections and to maximize power transference. The matching will also have a lot to stay for the bandwidth. The power transference will reach the maximum when the input impedance of the amplifier is the complex conjugated to the source impedance, and the output impedance is complex conjugated to the load impedance.

The simulation involved was done by using Advanced Design System (ADS) software which including the simulation of two port networks based on S – Parameters, noise figure, gain in the power amplifier design such as power gain, transducer gain, available gain and maximum gain, and the stability test to make sure the design is stable. After all the needed specifications achieved, all the circuits like DC biasing circuit, equivalent input and output matching circuit, complete power amplifier design circuit and its optimization will also simulate in the ADS software. This will also involve the process of optimization which to improve the performance of power amplifier.

4. Result and Analysis

The power amplifier achievement is based on three techniques of design which including single stage design, balanced topology and feedback topology. The focus of the design is depending on the following parameters; gain, noise figure, output power, DC biasing and matching network. The first step in designing the power amplifier is determining the optimum bias point for the transistor. Most circuits actually required biasing condition to operate properly. By knowing the active region of the transistor will establish the DC voltage of the transistor. At this simulation, based on the datasheet ATF-501P8 the transistor should be biased at \( V_{gs} = 4.5 \) V and \( I_{ds} = 280 \) mA. Fig. 4 shows the graph
of IV characteristic of the transistor which the optimal condition of the bias point can be determined and to avoid from self damage due to thermal heating. The optimal performance of the transistor can be simulated in the ADS software by using the ZAP file provided by the Avago Technology.

The stability can be determined from the value of $K$ and $\Delta$. Below is the calculation for the frequency of 2.0 GHz. Thus the $K > 1$ and $\Delta < 1$, indicate that the stability criteria of the transistor are unconditionally stable which satisfied the amplifier stability for all passive sources and load impedance. Fig. 5 shows the simulation results of the stability factor $K$.

Fig. 6 shows the gain for single stage design, balanced and feedback technique. The gain, $S_{21}$, for the channel GSM, 3G and WLAN of feedback power amplifier is 7.332 dB, 12.412 dB and 5.662 dB respectively. Gain, $S_{21}$ for the balanced amplifier is 9.122 dB, 11.382 dB and 0.570 dB respectively. From the analysis, feedback amplifier gives the highest average gain with the most uniform gain compare to balanced amplifier with the differences just around 3-4 dB. But at the WLAN channel, the gain drops a bit large around 5 dB for balanced amplifier. The value of noise figure also should be as low as possible so that the signal does not attenuate even before reaching the output of the power amplifier and provide the maximum possible transfer of power between source and load. In this case, single stage amplifier gives the best noise figure which has the lowest noise figure approached nearer the 0 dB as shown in Fig. 7. The expected result of the noise figure to achieve is below than 1 dB, lower than that is the best result.
Fig. 6 Gain for single stage, balanced and feedback technique

Fig. 7 Noise Figure for single stage, balanced and feedback technique

Fig. 8 shows the output power of the feedback technique which the output power for all the three channels which are GSM, 3G and WLAN is around 36.172 dB to 44.727 dB. The power output range is acceptable for all the three channels for the power amplifier design which is the actual targeted must be more than 30 dBm. The output power results of the feedback amplifier show higher than the other technique because of the high gain that this technique achieved after the optimization. The output power for balanced technique also acceptable for all channels which from 30.570 dBm to 41.382 dBm as shown in Fig. 9.

Fig. 8 Output power of the feedback technique
5. Conclusion

The wideband power amplifier was successfully designed using balanced and feedback topology for the SDR system which can support wide range frequency from 1.7 GHz to 2.7 GHz. The RF power amplifier design is one of the critical part in overall system of SDR. The design of wideband amplifier introduces new difficulties which require a lot of considerations such as linearity, efficiency, gain, output power, insertion loss and return loss. The implementation of wideband power amplifier for SDR technology provides minimum costing with small size and less components which need to maintain the efficiency and linearity of the amplifier. The feedback amplifier has the best gain and output power comparing to balance amplifier. Feedback technique is being used to achieve wide bandwidth, improve the input and output match, and stability by reducing the gain at low frequencies. A layout design and a prototype should be made to evaluate the accuracy of the simulations. In the future, design technique that gives the best performance will be fabricated in the board so that the analysis between the simulation and the real result of the measurement of the product can be made.

6. Acknowledgement

The author would like to thank Universiti Teknikal Malaysia Melaka (UTeM) for thefund to complete this research.

References


