

LOW FREQUENCY MODULATION TECHNIQUES FOR
TRANSISTOR-CLAMPED H-BRIDGE BASED CASCADED
MULTILEVEL INVERTER

WAHIDAH BINTI ABD HALIM

THESIS SUBMITTED IN FULFILMENT OF THE
REQUIREMENTS FOR THE DEGREE OF DOCTOR
OF PHILOSOPHY

FACULTY OF ENGINEERING
UNIVERSITY OF MALAYA
KUALA LUMPUR

2015

UNIVERSITI MALAYA

ORIGINAL LITERARY WORK DECLARATION

Name of Candidate: **Wahidah Binti Abd Halim** (I.C/Passport No: **771022-14-5928**)

Registration/Matric No: **KHA 090027**

Name of Degree: **Doctor of Philosophy**

Title of Project Paper/Research Report/Dissertation/Thesis ("this Work"):

Low Frequency Modulation Techniques for Transistor-Clamped H-Bridge Based Cascaded Multilevel Inverter

Field of Study: **Electrical Engineering (Power Electronics)**

I do solemnly and sincerely declare that:

- (1) I am the sole author/writer of this Work;
- (2) This Work is original;
- (3) Any use of any work in which copyright exists was done by way of fair dealing and for permitted purposes and any excerpt or extract from, or reference to or reproduction of any copyright work has been disclosed expressly and sufficiently and the title of the Work and its authorship have been acknowledged in this Work;
- (4) I do not have any actual knowledge nor do I ought reasonably to know that the making of this work constitutes an infringement of any copyright work;
- (5) I hereby assign all and every rights in the copyright to this Work to the University of Malaya ("UM"), who henceforth shall be owner of the copyright in this Work and that any reproduction or use in any form or by any means whatsoever is prohibited without the written consent of UM having been first had and obtained;
- (6) I am fully aware that if in the course of making this Work I have infringed any copyright whether intentionally or otherwise, I may be subject to legal action or any other action as may be determined by UM.

Candidate's Signature

Date

Subscribed and solemnly declared before,

Witness's Signature

Date

Name:

Designation:

ABSTRACT

This thesis is concerned with the transistor-clamped H-bridge (TCHB) based cascaded multilevel inverter to produce an AC output voltage with low total harmonic distortion (THD). It is one of several distinct static power converter circuits that can produce three and more voltage levels. For example, when the adopted inverter is designed with three TCHB cells, a thirteen levels of output voltage is produced.

This work also contributes to several of the issues regarding the multilevel inverter, mainly with low-switching frequency modulation. Two modulation methods for obtaining the optimum switching angles have been proposed. The first method is a selective harmonic elimination (SHE) modulation by means of an offline angle calculation using the Newton-Raphson method. The second method is closed-loop control also for low-switching frequency modulation using proportional-integral (PI) controller through online angle determination.

The analytical results are validated using both simulation and experimental results. Simulations of the adopted inverter with a wide range of modulation indices for various load arrangements and reference frequencies are presented. The experimental and real implementation of SHE modulation and closed-loop operation for the adopted inverter using an Altera field-programmable gate array (FPGA) are presented. An in-depth investigation of the modulation strategies and hardware implementation issues has been carried out. Results show that the adopted inverter operates correctly under all forms of modulation strategies. The relative merits of the SHE modulator and closed-loop control operation are assessed based on output quality. Investigations of SHE modulation have revealed that the switching pattern can reduce the harmonics contents of the staircase output voltage. Meanwhile, the successful closed-loop control of the adopted inverter was capable of producing output voltage with minimal THD.

ABSTRAK

Tesis ini adalah berkenaan dengan transistor-diapit jejambat-H berdasarkan penyongsang bertingkat lara untuk menghasilkan voltan keluaran AU dengan jumlah herotan harmonik yang lebih rendah. Ia adalah salah satu daripada beberapa litar penukar kuasa statik yang berlainan yang boleh menghasilkan tiga dan lebih tingkat voltan. Sebagai contoh, apabila penyongsang yang digunakan direka dengan tiga sel transistor-diapit jejambat-H, tiga belas tingkat voltan keluaran akan dihasilkan.

Kerja ini juga menyumbang kepada beberapa isu berkenaan penyongsang bertingkat, terutamanya dengan modulasi frekuensi pensuisan rendah. Dua kaedah modulasi untuk mendapatkan sudut-sudut pensuisan yang optimum telah dicadangkan. Kaedah pertama adalah modulasi penghapusan harmonik terpilih melalui pengiraan sudut luar-talian dengan menggunakan kaedah Newton-Raphson. Kaedah kedua adalah kawalan gelung tertutup juga untuk modulasi frekuensi pensuisan rendah menggunakan pengawal berkadaran-kamiran melalui penentuan sudut dalam talian.

Keputusan analisis disahkan menggunakan kedua-dua simulasi dan keputusan eksperimen. Simulasi penyongsang yang digunakan dengan pelbagai indeks modulasi untuk pelbagai penyusunan beban dan frekuensi rujukan telah dibentangkan. Ujikaji dan pelaksanaan sebenar untuk modulasi penghapusan harmonik terpilih dan operasi gelung tertutup bagi penyongsang yang menggunakan Altera tatasusunan get boleh aturcara medan telah dibentangkan. Suatu penyiasatan yang mendalam untuk strategi modulasi dan isu-isu pelaksanaan perkakasan telah dijalankan. Keputusan menunjukkan bahawa penyongsang yang digunakan beroperasi dengan betul di bawah setiap bentuk strategi modulasi. Merit relatif modulator penghapusan harmonik terpilih dan operasi kawalan gelung tertutup adalah dinilai berdasarkan kualiti output. Penyiasatan bagi modulasi penghapusan harmonik terpilih telah mendedahkan bahawa corak pensuisan boleh

mengurangkan kandungan harmonik bagi voltan keluaran bertangga. Sementara itu, kejayaan kawalan gelung tertutup bagi penyongsang yang digunakan mampu menghasilkan voltan keluaran dengan jumlah herotan harmonik yang minimum.

ACKNOWLEDGEMENTS

First, I would like to express my highest gratitude to my supervisor, Professor Dr. Nasrudin bin Abd. Rahim, for his invaluable guidance, motivation, kindness, and passionate interest throughout the period of my study.

I would like to thank the University of Malaya for funding this work through UM postgraduate research grants (PS112-2009C and PV037/2011B). Thank you also to Universiti Teknikal Malaysia Melaka (UTeM) as my working institution and to the Ministry of Higher Education Malaysia (MOHE) for sponsoring the research study.

I am grateful to all the staff and members of the UMPEDAC research group, especially Dr. Krismadinata, Mr. Sarkawi, Dr. Maaspaliza, Dr. Azrita, Ms. Ku Nurul Edhura, Dr. Siti Rohani, Dr. Ahmad El-Khateb, Dr. Mohamad Fathi, Dr. Che Han Seng, and others, for their valuable ideas and suggestions and for helping me to solve the simulation, technical, and writing problems.

Most importantly, I am greatly indebted to my beloved husband, Ishak Suleiman, for his constant source of inspiration and strength. To my children, Muhammad Nur Irfan, Nur Hidayah, Muhammad Zulhilmi and Ahmad Azamuddin, thank you for the purest love, patience, and sacrifices. I am also grateful to my very special family members: my mother, Asiah Buang; my father, Abd. Halim Abd Majid; my mother-in-law, Siti Kanon Denin; and all my siblings and in-laws. Without their prayers, love, support, and patience, I could never have reached this point in my life.

Last but not least, to all those who have significantly contributed directly or indirectly towards the completion of this thesis – I will never forget your generous help.

May Allah bless us with full of happiness in here and hereafter. Ameen.

TABLE OF CONTENTS

ABSTRACT	iii
ABSTRAK	iv
ACKNOWLEDGEMENTS	vi
TABLE OF CONTENTS	vii
LIST OF FIGURES	xii
LIST OF TABLES	xxii
LIST OF SYMBOLS	xxiii
LIST OF ABBREVIATIONS	xxv
CHAPTER 1: INTRODUCTION	1
1.1 Introduction	1
1.2 Motivation of Study	1
1.3 Conversion and Control of Electrical Power.....	3
1.3.1 Power Converters	3
1.3.2 Harmonics	6
1.3.3 Filters.....	7
1.3.4 Power Semiconductor Switches	9
1.3.5 Power and Power Factor	9
1.3.6 Efficiency	11
1.4 Problem Statement	11
1.5 Thesis Objectives	13
1.6 Research Methodology.....	13
1.7 Thesis Outline	15

CHAPTER 2: OVERVIEW OF MULTILEVEL INVERTERS: TOPOLOGIES, MODULATION TECHNIQUES, AND APPLICATIONS	17
2.1 Introduction	17
2.2 Basic Concepts of Switch-Mode Inverters	17
2.3 Multilevel Inverter Technology	20
2.4 Multilevel Inverter Topologies.....	20
2.4.1 Neutral Point Clamped Multilevel Inverter.....	22
2.4.2 Flying Capacitor Multilevel Inverter.....	24
2.4.3 Cascaded H-bridge Multilevel Inverter.....	26
2.4.4 Active Neutral Point Clamped Multilevel Inverter	28
2.4.5 Hybrid Multilevel Inverter	31
2.4.6 Transistor-Clamped Converter.....	32
2.4.7 Modular Multilevel Converter	34
2.5 Modulation Techniques for Multilevel Inverter.....	35
2.5.1 Selective Harmonic Elimination (SHE).....	37
2.5.2 Nearest Vector Control.....	40
2.5.3 Nearest Level Control	40
2.5.4 Hybrid Modulation Scheme	41
2.5.5 Multicarrier SPWM.....	42
2.5.6 Space Vector PWM (SVPWM).....	43
2.6 Applications of Multilevel Topologies	45
2.7 Summary	49
CHAPTER 3: TRANSISTOR-CLAMPED H-BRIDGE INVERTER AND LOW- SWITCHING FREQUENCY MODULATION METHODS.....	51
3.1 Introduction	51
3.2 The TCHB Multilevel Inverter Configuration	51

3.3	Switching States of 13-level TCHB Inverter	54
3.4	Background of Selective Harmonic Elimination Modulation.....	63
3.4.1	Newton-Raphson Method for an Offline Calculation Method.....	66
3.5	Proposed Selective Harmonic Elimination Modulation with Offline Angles Calculation	67
3.5.1	The SHE Modulation for 9-level TCHB Inverter	67
3.5.2	The Implementation of SHE Scheme for 9-level TCHB Inverter.....	68
3.5.3	The SHE Modulation for 13-level TCHB Inverter	70
3.5.4	The Implementation of SHE Scheme for 13-level TCHB Inverter.....	71
3.5.5	Design of Logic Circuit.....	72
3.6	Open-Loop and Closed-Loop Control Systems	73
3.6.1	Proportional-Integral Control Algorithm	74
3.7	A Simple Method of Switching Angles Determination for TCHB Multilevel Inverter	76
3.7.1	The Proposed Switching Angles Determination Method Through an Online Operation.....	76
3.7.2	Analysis of Switching Angles Determination Method	77
3.8	Capacitor Voltage Balancing in the TCHB Inverter Topology.....	82
3.9	Comparison with Other Multilevel Inverter Topologies.....	83
3.10	Summary	84
CHAPTER 4: HARDWARE AND SOFTWARE DEVELOPMENT.....		85
4.1	Introduction	85
4.2	The Design Methodology.....	85
4.3	Altera Quartus II Software Development.....	87
4.4	Design of PWM Generator Based On SHE Scheme.....	89
4.4.1	Design of Frequency Divider	90

4.4.2	The Overall Design of SHE Algorithm.....	91
4.4.3	Design of Sine Look-up Table	92
4.4.4	Design of Level Voltages.....	92
4.5	The Closed-Loop Control of Low-Switching Frequency Modulation Using PI Controller	93
4.5.1	The Closed-Loop Operation for the Proposed Inverter System.....	93
4.5.2	Design of IIR Low-Pass Filter	96
4.5.3	Design of Discrete PI Controller Using FPGA	99
4.6	Auxiliary Circuits.....	103
4.6.1	ADC circuit	103
4.6.2	Voltage Sensor	105
4.6.3	Gate Driver Circuit.....	106
4.6.4	Snubber Circuits.....	106
4.7	Summary	107
CHAPTER 5: SIMULATION RESULTS AND DISCUSSION		108
5.1	Introduction	108
5.2	Gating Signal Generation using an FPGA Platform	108
5.3	Simulation Results for 9-Level TCHB Inverter Based SHE Modulation	110
5.4	Simulation Results for 13-Level TCHB Inverter Based SHE Modulation	115
5.5	Simulation Results for Closed-Loop Control Strategy Using PI Controller	123
5.6	Summary	132
CHAPTER 6: EXPERIMENTAL RESULTS AND DISCUSSION		133
6.1	Introduction	133
6.2	The Experiment Setup for SHE Modulation	133
6.3	Experimental Results for 9-Level TCHB Inverter Based SHE Modulation	135
6.4	Experimental Results for 13-Level Inverter Based SHE Modulation.....	139

6.5	Summary of SHE Method for the TCHB Multilevel Inverter	148
6.6	Experimental Results for 13-Level TCHB Inverter with Various Changes in Output Level.....	150
6.7	Experimental Results for 13-Level TCHB Inverter in Fault Conditions	156
6.8	Frequency Changes and Power Factor Effect in 13-Level TCHB Inverter	159
6.9	Experimental Results for Closed-Loop Control Strategy Using PI Controller .	165
6.10	Summary	174
	CHAPTER 7: CONCLUSIONS	176
7.1	Introduction	176
7.2	Concluding Remarks	176
7.3	Author's Contribution	178
7.4	Recommendations for Future Works	178
	REFERENCES.....	180
	APPENDIX A: The Hardware Setup.....	188
	APPENDIX B: MATLAB Script.....	191
	APPENDIX C: FPGA Controller Design	195
	APPENDIX D: List of Publications.....	203

LIST OF FIGURES

Figure 1-1: Basic of power converter system.	3
Figure 1-2: Filter configurations (a) <i>L</i> -type (b) <i>LC</i> -type (c) <i>LCL</i> -type.....	8
Figure 1-3: Power triangle (a) For inductive case (b) For capacitive case.	10
Figure 1-4: Flow chart of the research.	15
Figure 2-1: DC/AC converter classification.	18
Figure 2-2: General structure of 3-phase inverters (a) VSI (b) CSI (c) Z-source inverter.	18
Figure 2-3: Basic concepts of single-phase switch-mode inverter (a) Circuit arrangement (b) Output voltage and current waveforms (c) I_o - V_o plane.	19
Figure 2-4: Basic concepts of inverters (a) Two-level (b) Three-level (c) Nine-level. ...	21
Figure 2-5: A three-phase 3-level neutral point clamped inverter.	22
Figure 2-6: A single-phase 5-level neutral point clamped inverter.....	23
Figure 2-7: A half-bridge 5-level neutral point clamped inverter.....	24
Figure 2-8: A three-phase 3-level flying capacitor inverter.	25
Figure 2-9: A single-phase 5-level flying capacitor inverter.	25
Figure 2-10: A single-phase symmetrical 5-level CHB inverter and the switching states.....	27
Figure 2-11: A single-phase asymmetrical 9-level CHB inverter and the switching states.....	27
Figure 2-12: A single-phase CHB multilevel inverter utilizing transformer and a single DC source.....	28
Figure 2-13: A three-phase 3-level active neutral-point-clamped inverter.....	29
Figure 2-14: Half-bridge five-level active neutral-point-clamped inverter.	31
Figure 2-15: Hybrid NPC-CHB multilevel inverter.....	32

Figure 2-16: Bidirectional switches configurations (a) One IGBT with four diodes (b) Two IGBTs with two diodes (c) Two IGBTs.....	33
Figure 2-17: Transistor-clamped converter topologies (a) Single-phase (b) Three- phase.....	33
Figure 2-18: Modular multilevel converter (a) Structure of half-bridge sub-module (b) The power circuit.....	35
Figure 2-19: Classification of multilevel modulations.....	36
Figure 2-20: Basic SHE concept.....	39
Figure 2-21: Nearest vector control.....	40
Figure 2-22: Nearest level control.....	41
Figure 2-23: Hybrid modulation for three-cell CHB with unequal dc voltage sources..	42
Figure 2-24: Multicarrier SPWM (a) Phase disposition (PD) (b) Phase opposition disposition (POD) (c) Alternate phase opposition disposition (APOD).....	44
Figure 2-25: State-space vectors for a three-phase 3-level inverter.....	45
Figure 2-26: The 3L-NPC inverter for medium-voltage drive application.....	46
Figure 2-27: Back-to-back NPC in wind power system application.....	46
Figure 2-28: Connection of a series PV modules to the grid (or AC load) through six- level diode-clamped inverter.....	47
Figure 2-29: Transformerless PV inverter using half-bridge Conergy-NPC topology...	48
Figure 2-30: Reactive composition using 3-level NPC topology in STATCOM application.....	48
Figure 2-31: The CHB multilevel inverter in PV application.....	49
Figure 3-1: The transistor-clamped H-bridge based cascaded multilevel inverter topology.....	52
Figure 3-2: The inverter output voltage V_{inv} waveform.....	54
Figure 3-3: State 1 (a) Positive current polarity (b) Negative current polarity.....	56

Figure 3-4: State 2 (a) Positive current polarity (b) Negative current polarity.....	56
Figure 3-5: State 3 (a) Positive current polarity (b) Negative current polarity.....	57
Figure 3-6: State 4 (a) Positive current polarity (b) Negative current polarity.....	57
Figure 3-7: State 5 (a) Positive current polarity (b) Negative current polarity.....	58
Figure 3-8: State 6 (a) Positive current polarity (b) Negative current polarity.....	58
Figure 3-9: State 7 (a) Positive current polarity (b) Negative current polarity.....	59
Figure 3-10: State 8 (a) Positive current polarity (b) Negative current polarity.....	59
Figure 3-11: State 9 (a) Positive current polarity (b) Negative current polarity.....	60
Figure 3-12: State 10 (a) Positive current polarity (b) Negative current polarity.....	60
Figure 3-13: State 11 (a) Positive current polarity (b) Negative current polarity.....	61
Figure 3-14: State 12 (a) Positive current polarity (b) Negative current polarity.....	61
Figure 3-15: State 13 (a) Positive current polarity (b) Negative current polarity.....	62
Figure 3-16: State 14 (a) Positive current polarity (b) Negative current polarity.....	62
Figure 3-17: The TCHB multilevel output based SHE modulation.....	64
Figure 3-18: The output voltage and the respective angles for 9-level TCHB inverter..	67
Figure 3-19: The solutions for 9-level inverter (a) The switching angles (b) The voltage THD.	68
Figure 3-20: The reference signal and triggered voltages for 9-level TCHB inverter....	69
Figure 3-21: The output voltage and the respective angles for 13-level TCHB inverter.	70
Figure 3-22: The solutions for 13-level inverter (a) The switching angles (b) The voltage THD.....	71
Figure 3-23: The reference signal and triggered voltages for 13-level TCHB inverter..	72
Figure 3-24: The SHE scheme for TCHB multilevel inverter topology.....	73
Figure 3-25: Block diagram of a simple control system (a) An open-loop system (b) A closed-loop system.	74

Figure 3-26: PI controller [Rehg and Sartori, 2006].	75
Figure 3-27: The PI controller with antiwindup algorithm [Ellis, 2003].	76
Figure 3-28: The proposed switching angles determination method for (a) 13-level case (b) 7-level case.	78
Figure 3-29: The switching angles with respect to modulation indices.	81
Figure 3-30: Comparison of THD between the proposed method and previous method.	81
Figure 4-1: Design methodology on the FPGA.	88
Figure 4-2: The FPGA implementation.	89
Figure 4-3: The frequency divider.	90
Figure 4-4: The digital SHE modulator structure in FPGA.	91
Figure 4-5: The sine look-up table.	92
Figure 4-6: The assigned level voltages of 13-level TCHB inverter for minimum THD case.	93
Figure 4-7: The assigned level voltages of 13-level TCHB inverter for maximum THD case.	93
Figure 4-8: Block diagram of the proposed closed-loop control system employing digital PI controller.	95
Figure 4-9: The digital closed-loop controller structure in FPGA.	96
Figure 4-10: Digital filter design (a) FDA tool (b) Setting for Butterworth IIR filter (c) The IIR filter coefficient.	98
Figure 4-11: The signal flow graph (SFG) of the IIR filter.	99
Figure 4-12: The actual inverter output and IIR output.	99
Figure 4-13: Block diagram of the PI controller and the system.	100
Figure 4-14: The step response of system with different K_i .	101

Figure 4-15: The signal flow graph (SFG) of the complete closed-loop system using PI controller.	103
Figure 4-16: The ADC schematic circuit interfacing to FPGA.	104
Figure 4-17: The ADC controller design in FPGA.	105
Figure 4-18: Voltage transducer circuit.	105
Figure 4-19: Snubber circuits (a) For IGBT (b) For power diode.	107
Figure 5-1: The gating signals for 9-level TCHB inverter.	109
Figure 5-2: The gating signals for 13-level TCHB inverter.	110
Figure 5-3: The 9-level TCHB inverter configuration.	111
Figure 5-4: Simulation results of V_{inv} and I_o for 9-level TCHB inverter with a resistive load for minimum THD case.	112
Figure 5-5: Simulated 9-level TCHB inverter output voltage waveform with minimum THD. (a) The zoom-in output voltage (b) The voltage THD.	113
Figure 5-6: Simulation results of V_{inv} and I_o for 9-level TCHB inverter with an RL load for minimum THD case.	113
Figure 5-7: Simulation results of V_{inv} and I_o for 9-level TCHB inverter with an RL load for maximum THD case.	114
Figure 5-8: Simulated 9-level TCHB inverter voltage waveform with maximum THD. (a) The zoom-in output voltage (b) The voltage THD.	114
Figure 5-9: The 13-level TCHB inverter configuration.	115
Figure 5-10: Simulated output voltage with minimum THD (a) For Cell 1 (b) For Cell 2 (c) For Cell 3 (d) The overall 13-level TCHB inverter output.	116
Figure 5-11: Simulated voltage THD for 13-level TCHB inverter with minimum THD.	117
Figure 5-12: Simulation results of V_{inv} and I_o for 13-level TCHB inverter with a resistive load for minimum THD case.	117

Figure 5-13 : Simulation results of V_{inv} , V_o and I_o for 13-level TCHB inverter with an RL load for minimum THD case.....	118
Figure 5-14: Simulation results of V_{inv} , V_o and I_o for 13-level TCHB inverter with an RLC load for minimum THD case.	119
Figure 5-15: The 13-level TCHB inverter performance within frequency of 50 Hz \pm 2%.....	119
Figure 5-16: Simulation results of V_{inv} and I_o for a 60 Hz output signal.....	120
Figure 5-17: Simulation results of V_{inv} and I_o for a 100 Hz output signal.....	120
Figure 5-18: The 13-level TCHB inverter changing from 110 Hz – 33 Hz – 110 Hz..	121
Figure 5-19: Simulation results of V_{inv} and I_o for 13-level TCHB inverter with an RL load for maximum THD case.....	122
Figure 5-20: Simulated 13-level TCHB inverter voltage waveform with maximum THD. (a) The zoom-in output voltage (b) The voltage THD.....	122
Figure 5-21: The closed-loop system for 13-level TCHB inverter model in MATLAB/Simulink.....	124
Figure 5-22: The 5-level TCHB inverter module.	125
Figure 5-23: The PI controller (a) For transient control (b) For amplitude control.....	125
Figure 5-24: The PWM generator based SHE modulation.....	126
Figure 5-25: Simulation results of V_{inv} and I_o for 13-level TCHB inverter with an RL load at $M = 0.691$	127
Figure 5-26: Simulation results of V_{inv} , I_o and voltage THD for 13-level TCHB inverter with an RL load at $M = 0.793$	128
Figure 5-27: Step-change from $M = 0.335$ to $M = 0.691$ with $K_p = 0.001$, $K_i = 300$ (a) Inverter output voltage (b) Load current.	130
Figure 5-28: Step-change from $M = 0.335$ to $M = 0.691$ with with $K_p = 0.001$, $K_i = 90$ (a) Inverter output voltage (b) Load current.	130

Figure 5-29: Step-change from $M = 0.691$ to $M = 0.335$ with $K_p = 0.001$, $K_i = 300$	
(a) Inverter output voltage (b) Load current.	131
Figure 5-30: Step-change from $M = 0.691$ to $M = 0.335$ with $K_p = 0.001$, $K_i = 90$	
(a) Inverter output voltage (b) Load current.	131
Figure 6-1: The prototype (a) The overall experimental setup (b) The block diagram for SHE modulation.	134
Figure 6-2: The 9-level TCHB inverter with a highly resistive load for minimum THD case (a) The V_{inv} and I_o (b) The zoom-in voltage waveform (c) The voltage THD.	136
Figure 6-3: The 9-level TCHB inverter with an RL load for minimum THD case (a) The V_{inv} and I_o (b) The zoom-in voltage and current waveforms (c) The current THD.	137
Figure 6-4: The 9-level TCHB inverter with a highly resistive load for maximum THD case (a) The zoom-in voltage waveform (b) The voltage THD.	138
Figure 6-5: The 9-level TCHB inverter with an RL load for maximum THD case (a) The V_{inv} and I_o (b) The zoom-in voltage and current waveforms (c) The current THD.	139
Figure 6-6: Switching signals for Cell 1 (a) S_{11} , S_{12} , S_{13} (b) S_{12} , S_{14} , S_{15} (c) The Cell 1 output with respect to 13-level output.	140
Figure 6-7: Switching signals for Cell 2 (a) S_{21} , S_{22} , S_{23} (b) S_{22} , S_{24} , S_{25} (c) The Cell 2 output with respect to 13-level output.	141
Figure 6-8: Switching signals for Cell 3 (a) S_{31} , S_{32} , S_{33} (b) S_{32} , S_{34} , S_{35} (c) The Cell 3 output with respect to 13-level output.	142
Figure 6-9: The 13-level TCHB inverter with a highly resistive load for minimum THD case (a) The V_{inv} and I_o (b) The zoom-in voltage waveform (c) The voltage THD.	144

Figure 6-10: The 13-level TCHB inverter with an <i>RL</i> load for minimum THD case	
(a) The V_{inv} , V_o and I_o (b) The zoom-in output waveforms (c) The THD of V_o	
(d) The THD of I_o	145
Figure 6-11: The 13-level TCHB inverter with an <i>RLC</i> load for minimum THD case	
(a) The V_{inv} , V_o and I_o (b) The zoom-in output waveforms (c) The THD of V_o	
(d) The THD of I_o	146
Figure 6-12: The 13-level TCHB inverter with a highly resistive load for maximum THD case	
(a) The zoom-in voltage waveform (b) The voltage THD.....	147
Figure 6-13: The 13-level TCHB inverter with an <i>RL</i> load for maximum THD case	
(a) The V_{inv} , V_o and I_o (b) The zoom-in output waveforms (c) The THD of V_o	
(d) The THD of I_o	148
Figure 6-14: Comparison of output voltage THD between simulation and experiment for	
(a) The 9-level TCHB inverter (b) The 13-level TCHB inverter.....	150
Figure 6-15: Various changes in output level.	151
Figure 6-16: Inverter output voltage and load current with <i>RL</i> load for (a) 11-level	
(b) 9-level (c) 7-level (d) 5-level (e) 3-level.	153
Figure 6-17: Output waveforms changed from 9-level to 13-level.....	153
Figure 6-18: The THD of V_{inv} for (a) 11-level (b) 9-level (c) 7-level (d) 5-level	
(e) 3-level.	154
Figure 6-19: The THD of I_o for (a) 11-level (b) 9-level (c) 7-level (d) 5-level	
(e) 3-level.	155
Figure 6-20: The malfunction conditions (a) Fault at Cell 3 (b) Fault at Cell 2 (c) Fault	
at Cell 1.	157
Figure 6-21: Fault at Cell 3 (a) The output waveforms (b) The THD of V_{inv} (c) The THD	
of I_o	158

Figure 6-22: Fault at Cell 2 (a) The output waveforms (b) The THD of V_{inv} (c) The THD of I_o	158
Figure 6-23: Fault at Cell 1 (a) The output waveforms (b) The THD of V_{inv} (c) The THD of I_o	159
Figure 6-24: The output waveforms with reference frequency of (a) 49 Hz, (b) 50 Hz, (c) 51 Hz.....	160
Figure 6-25: Using reference frequency of 33 Hz (a) The output waveforms (b) The voltage THD.....	161
Figure 6-26: Using reference frequency of 110 Hz (a) The output waveforms (b) The voltage THD.....	162
Figure 6-27: Different reference frequencies (a) 33 Hz, (b) 50 Hz, (c) 60 Hz, (d) 80 Hz, (e) 100 Hz, (f) 110 Hz.....	163
Figure 6-28: The 13-level TCHB inverter (a) Power distribution against frequency (b) Power factor against frequency.....	164
Figure 6-29: Experimental results for $M = 0.304$ (a) The V_{inv} (b) The voltage THD....	165
Figure 6-30: Experimental results for $M = 0.422$ (a) The V_{inv} (b) The voltage THD....	166
Figure 6-31: Experimental results for $M = 0.546$ (a) The V_{inv} (b) The voltage THD....	166
Figure 6-32: Experimental results for $M = 0.68$ (a) The V_{inv} (b) The voltage THD.....	166
Figure 6-33: The V_{inv} and I_o for 13-level TCHB inverter at $M = 0.691$	167
Figure 6-34: The 13-level THCB inverter at $M = 0.691$ (a) The voltage THD (b) The current THD (c) The power measurement.....	168
Figure 6-35: The 13-level TCHB inverter at $M = 0.793$ (a) The V_{inv} , I_o and capacitor voltages (b) The zoom-in of V_{inv} (c) The voltage THD (d) The current THD.....	169
Figure 6-36: Experimental results for $M = 0.335$ (a) The V_{inv} (b) The voltage THD....	170
Figure 6-37: Step-change from $M = 0.335$ to $M = 0.691$ with $K_p = 0.001$, $K_i = 300$ (a) The 12.5 cycles of output waveforms (b) The zoom-in output waveforms....	171

Figure 6-38: Step-change from $M = 0.335$ to $M = 0.691$ with $K_p = 0.001$, $K_i = 90$

(a) The 12.5 cycles of output waveforms (b) The zoom-in output waveforms.... 172

Figure 6-39: Step-change from $M = 0.691$ to $M = 0.335$ with $K_p = 0.001$, $K_i = 300$

(a) The 12.5 cycles of output waveforms (b) The zoom-in output waveforms.... 173

Figure 6-40: Step-change from $M = 0.691$ to $M = 0.335$ with $K_p = 0.001$, $K_i = 90$

(a) The 12.5 cycles of output waveforms (b) The zoom-in output waveforms.... 174

LIST OF TABLES

Table 2-1: Switching states of 3-level NPC inverter.	23
Table 2-2: Switching states of half-bridge 5-level NPC inverter.....	24
Table 2-3: Switching states of 3-level ANPC inverter.....	30
Table 2-4: Switching states of half-bridge 5-level ANPC inverter.....	31
Table 3-1: The switching states and the voltage levels of 5-level TCHB inverter.	52
Table 3-2: Switching states and voltage levels of three-cell TCHB configurations.	55
Table 3-3: The number of angles, level voltage and maximum voltage of 13-level TCHB inverter according to the modulation index.....	80
Table 3-4: Switching angles and voltage THD according to the modulation indices.....	82
Table 3-5: General comparisons for various single-phase n -level inverter topologies...	84
Table 4-1: The constant of a for different reference frequencies.....	90
Table 4-2: Coefficients of the IIR filter.	99
Table 4-3: Coefficients of the PI controller.	103
Table 5-1: Switching angles for 9-level and 13-level TCHB inverters.	109
Table 5-2: FPGA utilization for 9-level and 13-level TCHB inverters.	110
Table 5-3: The simulation specifications.	111
Table 6-1: The inverter voltage THD comparisons of 9-level and 13-level inverters. .	149
Table 6-2: Experiment results for different number of output level.	156
Table 6-3: Summary of results from Figure 6.27.....	164

LIST OF SYMBOLS

η	Efficiency
θ	Switching angle
32-b/Q27	32- bit/ 27 fractional bits
C	Capacitive
CR_v	Conversion ratio
C_s	Snubber capacitor
di/dt	Rate of rise of current
dv/dt	Rate of rise of voltage
$E(s)$	Error signal
f_{out}	Output frequency
f_r	Resonant frequency
f_{ref}	Reference frequency
f_s	Switching frequency
i	The number of H-bridge/TCHB cells
I_o	Load current
K_i	Integral gain
K_p	Proportional gain
L	Inductive
M	Modulation index
P	Real power
pf	Power factor
Q	Reactive power
R	Resistive
$R(s)$	Reference input of the closed-loop system

R_i	Input resistance
RL	Resistive-inductive
RLC	Resistive-inductive-capacitive
R_o	Output resistance
R_s	Snubber resistor
S	Apparent power
$S_{i1}-S_{i5}$	Power switches
T_s	Settling time
$U(s)$	Control variable
V_1	Rms value of the fundamental component
V_H, V_L	Triggered voltage levels
v_i	Input voltage
V_{inv}	Inverter output voltage
V_m	An arbitrary (peak) value
V_n	Rms value of harmonic components
V_o	Load voltage
V_{ref}	Sinusoidal reference waveform
$Y(s)$	Output signal