



APPLICATION OF TAGUCHI METHOD WITH THE INTERACTION TEST FOR LOWER DIBL IN WSi_x/TiO_2 CHANNEL VERTICAL DOUBLE GATE NMOS

K. E. Kaharudin¹, F. Salehuddin¹, A. S. M. Zain¹, M. N. I. A. Aziz¹ and I. Ahmad²

¹Micro and Nanoelectronics Research Group, Centre for Telecommunication Research and Innovation (CeTRI), Universiti Teknikal Malaysia Melaka (UTeM), Durian Tunggal, Melaka, Malaysia

²Centre for Micro and Nano Engineering (CeMNE), College of Engineering, Universiti Tenaga Nasional (UNITEN), Kajang, Selangor, Malaysia

E-Mail: khairilezwan@yahoo.com.my

ABSTRACT

The poly-Si/SiO₂ based MOSFETs have been encountering a problem with the limitation of channel length for the device miniaturization. The drain induced barrier lowering (DIBL) effect is the main threat for the device to acquire excellent device's characteristics. Thus, the metal-gate/high-*k* technology is a smart choice for the future replacement of poly-Si/SiO₂ channel. This paper introduces the implementation of WSi_x/TiO_2 channel to replace the poly-Si/SiO₂ channel in vertical double-gate NMOS structure, followed by the application of Taguchi method to reduce the drain induced barrier lowering (DIBL) effects. The device was virtually fabricated and characterized by using both ATHENA and ATLAS modules of SILVACO TCAD tools. The L₁₂ orthogonal array, main effects, signal-to noise ratio (SNR) and analysis of variance (ANOVA) were utilized to analyze the effect of process parameter variations on the DIBL. Later, the interactions between the process parameters were investigated by using L₈ orthogonal array of Taguchi method. Based on the final results, halo implant tilt angle and source/drain (S/D) implant energy were identified as the most dominant process parameters where each of them contributes 24% and 16% of factor effects on SNR respectively. The lowest possible value of DIBL after the optimization with the interaction test is 1.552 mV/V.

Keywords: ANOVA, DIBL, SNR, Taguchi method.

INTRODUCTION

The drain induced barrier lowering (DIBL) effect arises in the planar MOSFET device when the channel length (*L_c*) is reduced for scaling purpose which lead to the degradation of the device characteristics. As the channel length (*L_c*) decreases, the depletion region of the source and drain become closer to each other which leads to the increase of the charge sharing effect [1]. Under this circumstance, the controllability of the channel region by the gate is reduced as the electric field in the source region is increased [2].

The introduction of the vertical type of MOSFET layout was proven to tackle these issues as the channel length (*L_c*) has no dependence on critical lithography [3-6]. Another factor that causes the device to suffer the severe DIBL effect is the reduction of SiO₂ gate dielectric thickness (*T_{ox}*). The scaling of the thickness of SiO₂ gate dielectric is very crucial to increase the capacitance of the gate dielectric for SCE's mitigation [7, 8]. However, the reduction of *T_{ox}* leads to the increase of gate leakage. Thus, the solution to address this issue is to replace the SiO₂ gate dielectric with a higher dielectric constant (high-*k*) material [9].

The incompatibility of high-*k* material with the poly-Si gate has caused severe carrier mobility degradation which eventually leads to lower drive current (*I_{ON}*). To eliminate this problem, the poly-Si gate is replaced by the metal-gate which is proven to solve the compatibility issues. The most recent researches on the metal-gate/high-*k* MOSFET device by Afifah et al. and Atan et al. indicated that the compatibility of titanium

dioxide (TiO₂) and hafnium dioxide (HfO₂) dielectric towards the tungsten silicide (WSi_x) gate exhibited significant improvements on the overall MOSFET's characteristics [10, 11]. It was observed that the leakage current (*I_{OFF}*) has tremendously decreased even at a very small gate length (*L_g*) due to the utilization of TiO₂ and HfO₂ dielectric along with WSi_x gate.

The process parameter variations are one of the major factors that affecting the performance of MOSFET device. These variations have directly influenced the DIBL value in the MOSFET device. An attempt to reduce the DIBL value was done by Salehudin et al. using Taguchi method [12]. This work proved that Taguchi method was capable of reducing approximately 26.5% of the DIBL value. Furthermore, Taguchi method was also utilized to reduce the sheet resistance (*R_s*) and to obtain the nominal threshold voltage (*V_{TH}*) as demonstrated by Mansor et al. and Mohammad et al. respectively [13, 14].

This paper emphasizes on the optimization of multiple process parameters for the lowest possible value of DIBL in WSi_x/TiO_2 channel vertical double-gate NMOS device. The optimization approaches presented in this paper were split into two stages. The first stage describes on the optimization of eleven process parameters upon the DIBL value using the L₁₂ orthogonal array of Taguchi method. The optimization process was further improved with the interaction test analysis using the L₈ orthogonal of Taguchi method to detect the presence of the interaction effect among the process parameters. The optimal level of process parameters was then predicted from the lowest recorded DIBL value.



DEVICE STRUCTURE

The cross-sectional view simulated by using an ATHENA module of the Silvaco TCAD tools is depicted in Figure-1. The sample used for the device structure was <100> orientation of p-type (boron doped) silicon substrate with concentration of 1×10^{14} atom/cm³. The vertical silicon pillar was constructed to isolate the two vertical metal gates (WSi_x). The nitride layer (Si₃Ni₄) was deposited on the sidewalls of both the gates and the pillar as they are the active area of the device [15]. The device was simulated with a TiO₂ dielectric thickness of 3 nm.

The source/drain regions were heavily doped (10^{18} atom cm⁻³) whereas the channel has a uniform p-doping of 1.81×10^{12} atom cm⁻³. The halo implantation was implemented by implanting 2.82×10^{13} atom cm⁻³ in the substrate to prevent expansion of the drain depletion region into the lightly doped channel when the device is biased for operation [16].

Finally, phosphor compensation implantation with the dose of 2.51×10^{12} atom cm⁻³ was performed to reduce the parasitic capacitance. The aluminum layer was deposited on the top structure's surface and any unwanted aluminum was etched to create the contacts [17, 18]. The final vertical double gate NMOS device structure with WSi_x/TiO₂ stack technology was completed by mirroring the right-hand side structure.




Figure-1. Cross-sectional view of WSi_x/TiO₂ vertical double-gate NMOS device.

DEVICE CHARACTERIZATION

The DIBL value of the WSi_x/TiO₂ channel vertical double-gate NMOS device were retrieved by utilizing ATLAS module of Silvaco TCAD tools. The device simulation condition for DIBL value was set up as shown in Table-1.

Table-1. Device simulation conditions.

Device characteristics	Drain voltage, V _D (V)	Gate voltage, V _G (V)		
		V _{Initial}	V _{Step}	V _{Final}
Drain Induced Barrier Lowering (DIBL)	0.1	0	0.1	1.5
	3.0	0	0.1	1.5

Figure-2 depicts the graph of subthreshold drain current (I_D) versus ramp gate voltage (V_G) at drain voltage V_D = 0.1 V and V_D = 3.0 V for WSi_x/TiO₂ channel vertical double-gate NMOS device. This procedure was performed in order to obtain two different values of threshold voltage which were V_{TH1} and V_{TH2}. Afterwards, the value of DIBL was calculated by using the Equation (1) [12]:

$$DIBL = \frac{V_{TH1} - V_{TH2}}{V_{D2} - V_{D1}} \quad (1)$$

The initial DIBL value was observed to be 2.168 mV/V. In the next section, the L₁₂ orthogonal array of Taguchi method was conducted to figure out the best process recipe that could yield the lowest DIBL value. Moreover, the process parameters that significantly influence the DIBL value can also be identified.




Figure-2. Graph sub-I_D vs. ramp V_G for vertical double gate NMOS device.

**TAGUCHI METHOD WITHOUT INTERACTION TEST****Selection of the process parameters and the orthogonal array**

The control factors (process parameters) that were involved in the Taguchi analysis were known as: substrate implant dose, V_{TH} implant dose, V_{TH} implant energy, V_{TH} implant tilt, halo implant dose, halo implant

energy, halo implant tilt, S/D implant dose, S/D implant energy, S/D implant tilt and compensation implant dose and they were represented by the alphabetical symbols: A, B, C, D, E, F, G, H, J, K and L respectively. The compensation implant energy and compensation implant tilt angle were selected to be the noise factors as they do not contribute much effect on the DIBL value. The detailed level of the process parameters and the noise factor are listed in Table-2 and Table-3 respectively.

Table-2. Process parameters of WSi_x/TiO_2 vertical double gate NMOS device

Symbol	Process parameter	Units	Level 1	Level 2
A	Substrate Implant Dose	atom/cm ³	1x10 ¹⁴	1.03x10 ¹⁴
B	V_{TH} Implant Dose	atom/cm ³	1.81x10 ¹²	1.84x10 ¹²
C	V_{TH} Implant Energy	kev	20	22
D	V_{TH} Implant Tilt	degree	7	10
E	Halo Implant Dose	atom/cm ³	2.82x10 ¹³	2.85x10 ¹³
F	Halo Implant Energy	kev	170	172
G	Halo Implant Tilt	degree	25	28
H	S/D Implant Dose	atom/cm ³	1.22x10 ¹⁸	1.25x10 ¹⁸
J	S/D Implant Energy	kev	18	20
K	S/D Implant Tilt	degree	80	83
L	Compensation Implant Dose	atom/cm ³	2.51x10 ¹²	2.54x10 ¹²

Table-3. Noise factors and their levels.

Symbol	Noise factor	Units	Level 1	Level 2
U	Compensation Implant Energy	kev	60	62
V	Compensation Implant Tilt	degree	7	10

The total degree of freedom (DF) of the process parameters is an important aspect that is required in the selection of the orthogonal array (OA) for the design of experiment (DoE) [20, 21]. Basically, the DF is the number of comparisons among process parameters that is involved in the process of determining the best parametric level [22]. In this study, the total DF for the process parameters were equal to eleven, since each process parameter was only varied into two levels. Thus, the $L_{12}(2^{11})$ orthogonal array with eleven columns and twelve rows was selected for the DoE. The DoE layout for the eleven process parameters using the $L_{12}(2^{11})$ orthogonal array is shown in Table-4.

Signal-to-noise ratio (SNR) analysis

The signal-to-noise ratio (SNR) was computed in order to determine the sensitivity of multiple process parameters upon DIBL value in a controlled procedure. From the perspective of the Taguchi approach, the term 'signal' implies the desirable effect for the DIBL value. On the other hand, the term 'noise' indicates the undesirable effect for the DIBL value. The main aim of the SNR analysis is to figure out which process parameters produce the highest SNR. The highest SNR is desired for a certain process parameter that would indicate how much the signal is larger than the noise, thereby reduces the process variations. In order to find the process recipe that would yield the lowest DIBL value, the lower-the-better quality characteristic of SNR analysis was utilized. The SNR (lower-the-better), η can be expressed as [23]:



$$\eta = -10 \log_{10} \left[\frac{1}{n} \sum_{i=1}^n y_i^2 \right] \quad (2)$$

where n is number of tests and y_i is the experimental values of the DIBL.

The SNR of each set of experiment was computed by using (2) and recorded in Table-4. Since the DoE was orthogonally constructed, the effect of each process parameter can be separated out. The SNR (Lower-the-better) for each level of process parameters with an overall mean of SNR were summarized in Table-6.

Table-4. L₁₂ Orthogonal array of taguchi method.

Exp. No.	Process parameter (Control Factors) level										
	A	B	C	D	E	F	G	H	J	K	L
1	1	1	1	1	1	1	1	1	1	1	1
2	1	1	1	1	1	2	2	2	2	2	2
3	1	1	2	2	2	1	1	1	2	2	2
4	1	2	1	2	2	1	2	2	1	1	2
5	1	2	2	1	2	2	1	2	1	2	1
6	1	2	2	2	1	2	2	1	2	1	1
7	2	1	2	2	1	1	2	2	1	2	1
8	2	1	2	1	2	2	2	1	1	1	2
9	2	1	1	2	2	2	1	2	2	1	1
10	2	2	2	1	1	1	1	2	2	1	2
11	2	2	1	2	1	2	1	1	1	2	2
12	2	2	1	1	2	1	2	1	2	2	1

Table-5. Experimental results for DIBL and SNR.


Exp. No.	DIBL (mV/V)					
	DIBL ₁ (U ₁ V ₁)	DIBL ₂ (U ₁ V ₂)	DIBL ₃ (U ₂ V ₁)	DIBL ₄ (U ₂ V ₂)	Mean sum of SQ	SNR (Lower-the- better) (dB)
1	2.168	2.336	2.182	2.237	5.0	-6.97
2	1.823	1.843	3.512	1.768	5.5	-7.44
3	2.279	2.458	2.289	2.350	5.5	-7.40
4	2.246	2.446	2.269	2.331	5.4	-7.33
5	1.738	1.880	1.751	1.798	3.2	-5.07
6	3.349	1.692	4.966	3.256	1.2	-10.91
7	1.835	1.984	1.859	1.902	3.6	-5.56
8	1.914	2.073	1.935	1.984	3.9	-5.92
9	1.674	1.825	1.678	1.732	3.0	-4.75
10	1.894	2.048	1.901	1.955	3.8	-5.80
11	1.610	1.739	1.623	1.664	2.8	-4.40
12	2.163	2.350	2.181	2.242	5.0	-6.99

The data from Table-6 was converted to SNR response graph as depicted in Figure-3 for better interpretation. The higher SNR of the level of certain process parameter contributes the lower value of DIBL for

the device. Nevertheless, the significant measurement for every process parameter in acquiring the lowest possible DIBL value is still required to be implemented. This was done by using the analysis of variance (ANOVA) as described in the next section.

**Table-6.** SNR of process parameters in WSi_x/TiO₂ channel vertical double gate NMOS device.

Sym.	Process parameter	SNR (Higher-the-better) in dB		Overall mean SNR (dB)
		Level 1	Level 2	
A	Substrate Implant Dose	-7.52	-5.57	-6.55
B	V _{TH} Implant Dose	-6.34	-6.75	
C	V _{TH} Implant Energy	-6.31	-6.78	
D	V _{TH} Implant Tilt	-6.37	-6.72	
E	Halo Implant Dose	-6.85	-6.24	
F	Halo Implant Energy	-6.67	-6.42	
G	Halo Implant Tilt	-5.73	-7.36	
H	S/D Implant Dose	-7.10	-5.99	
J	S/D Implant Energy	-5.87	-7.22	
K	S/D Implant Tilt	-6.95	-6.14	
L	Compensation Implant Dose	-6.71	-6.38	

**Figure-3.** Factor effects graph for SNR (Lower-the-better).

Analysis of variance (ANOVA)

The main objective of the ANOVA was to reveal the level of significance for each process parameter that would possibly affect the DIBL value. The ANOVA consists of the sum of squares (SSQ), degree of freedom (DF), variance or mean square (MS), F-value and percentage of the effect of each factor or process parameter [24]. Table-7 depicts the results of pooled ANOVA for lower DIBL.

The F-ratio is computed for 95% level of confidence. According to the ANOVA results, factor A (halo implant energy), factor G (halo implant tilt) and factor J (S/D implant energy) were identified to be the most dominant process parameters that affect the DIBL value in which each of them have contributed 34%, 24% and 16% of factor effect on SNR respectively.

Verification test

Based on the results retrieved from SNR analysis and ANOVA, the optimal level of process parameters for lower DIBL value was identified to be factor: A₂, B₁, C₁, D₁, E₂, F₂, G₁, H₂, J₁, K₂ and L₂. The detailed level of the optimized process parameters for lower DIBL in the WSi_x/TiO₂ channel vertical double-gate NMOS device suggested by L₁₂ orthogonal array of Taguchi method is shown in Table-8.

The device with the optimized process parameters was then re-simulated by using Silvaco TCAD tools for verification. The verification results are listed in Table-9 and the lowest value of DIBL was observed to be 1.730 mV/V with SNR of -2.83 dB.

However, it can be observed that the DIBL value was not the lowest among all the DIBL values listed in Table-5. Thus, the interaction effects among the process parameters were suspected to be presented on the device.



After some observation made on the results, factor A (substrate implant dose), factor E (halo implant dose) and factor G (halo implant tilt) were suspected to have interaction effects with each others.

In the next section, the three suspected process parameters were re-analyzed for the interaction test by

using L_8 orthogonal array of Taguchi method. Meanwhile, the level of the remaining process parameters that were not involved in the interaction test were fixed as shown in Table-8.

Table-7. Results of ANOVA.

Factor	DF	SSQ	MS	F-value	Factor effect on SNR (%)	Dominant/ Significant/ Neutral
A	1	11	11	3407	34	Dominant
B	1	1	1	150	1	Neutral
C	1	1	1	193	2	Neutral
D	1	0	0	116	1	Neutral
E	1	1	1	327	3	Neutral
F	1	0	0	60	1	Neutral
G	1	8	8	2360	24	Dominant
H	1	4	4	1101	11	Significant
J	1	5	5	1611	16	Dominant
K	1	2	2	581	6	Significant
L	1	0	0	95	0.95	Neutral

Table-8. Best combinational level of process parameters.

Sym.	Process parameter	Units	Best value
A	Substrate Implant Dose	atom/cm ³	1.03x10 ¹⁴
B	V _{TH} Implant Dose	atom/cm ³	1.81x10 ¹²
C	V _{TH} Implant Energy	kev	20
D	V _{TH} Implant Tilt	degree	7
E	Halo Implant Dose	atom/cm ³	2.85x10 ¹³
F	Halo Implant Energy	kev	172
G	Halo Implant Tilt	degree	25
H	S/D Implant Dose	atom/cm ³	1.25x10 ¹⁸
J	S/D Implant Energy	kev	18
K	S/D Implant Tilt	degree	83
L	Compensation Implant Dose	atom/cm ³	2.54x10 ¹²

Table-9. Verification results for DIBL using L_{12} orthogonal array of Taguchi Method.

DIBL (mV/V)				SNR (Lower-the-better) in dB
DIBL (U ₁ V ₁)	DIBL (U ₁ V ₂)	DIBL (U ₂ V ₁)	DIBL (U ₂ V ₂)	
1.730	1.874	1.743	1.790	-2.83

TAGUCHI METHOD WITH INTERACTION TEST

Selection of the process parameters and the orthogonal array

Three process parameters which were Factor A (substrate implant dose), factor E (Halo implant dose) and factor G (halo implant tilt) were included in the DoE of Taguchi method with the interaction test. The L_8 orthogonal array of Taguchi method was employed for the interaction test where each of the factors was varied into two levels as depicted in Table-10. The substrate implant dose, Halo Implant Dose, and Halo Implant Tilt were reassigned as factor A, B and C respectively. The noise factors were fixed at the same level as in Table-2. Eight sets of experiment were run as outlined in Table-11.

**Table-10.** Process parameters of WSi_x/TiO₂ vertical double gate NMOS device.

Sym.	Process parameter	Units	Level 1	Level 2
A	Substrate Implant Dose	atom/cm ³	1x10 ¹⁴	1.03x10 ¹⁴
B	Halo Implant Dose	atom/cm ³	2.82x10 ¹³	2.85x10 ¹³
C	Halo Implant Tilt	degree	25	28

Table-11. L₈ Orthogonal array of Taguchi Method with interaction.

Exp. no.	Process parameter				
	A	B	N(AxB)	C	M(BxC)
1	1	1	1	1	1
2	1	1	1	2	2
3	1	2	2	1	2
4	1	2	2	2	1
5	2	1	2	1	1
6	2	1	2	2	2
7	2	2	1	1	2
8	2	2	1	2	1

Signal-to-noise ratio (SNR) analysis

Table-12 shows the experimental data for DIBL value and their corresponding SNR computed by using (2). The mean of SNR for each level of process parameters was computed and listed in Table-13. According to Table-13, the factor effects graph for SNR (Lower-the-better) is plotted as depicted in Figure-4. The dashed horizontal line in the graph represents the overall mean of SNR (Lower-the-better) which is -4.92 dB. From the graph, it can be

observed that factor A₂B₁C₁ have been selected as the optimal value due to their higher SNR.

The interpretation of the data produced from the SNR analysis was done in order to determine the presence of the interaction effects. Basically, the approach was to separate the influence of an interacting process parameter from the influence of the others. Factor interaction: AxB and BxC are the interactions that have been tested in this experiment.

Table-12. Experimental results for DIBL and SNR.

Exp. No.	DIBL (mV/V)					SNR (Lower-the-better)
	DIBL ₁ (U ₁ V ₁)	DIBL ₂ (U ₁ V ₂)	DIBL ₃ (U ₂ V ₁)	DIBL ₄ (U ₂ V ₂)	Mean of Sum reciprocal squares	
1	1.552	1.675	1.566	1.605	2.56	-4.08
2	1.683	1.819	1.705	1.744	3.02	-4.80
3	1.730	1.873	1.743	1.789	3.18	-5.03
4	1.877	2.036	1.900	1.947	3.77	-5.76
5	1.552	1.675	1.566	1.605	2.56	-4.08
6	1.683	1.819	1.705	1.744	3.02	-4.80
7	1.730	1.874	1.743	1.790	3.19	-5.03
8	1.877	2.036	1.900	1.947	3.77	-5.76



Table-13. SNR of process parameters in WSi_x/TiO₂ vertical double Gate NMOS device.

Sym.	Process parameter	SNR (Lower-the-better) in dB		Overall mean SNR (dB)
		Level 1	Level 2	
A	Substrate Implant Dose	-4.92	-4.92	-4.92
B	Halo Implant Dose	-4.44	-5.40	
N(AxB)	AxB	-4.92	-4.92	
C	Halo Implant Tilt	-4.56	-5.28	
M(BxC)	BxC	-4.92	-4.92	




Figure-4. Factor effects graph for SNR (Lower-the-better).

For the interaction test analysis, both column 3 and column 5 in Table-11 are not utilized. However, the columns that represent the individual factors are used in the analysis. It can be observed that the column 1 of Table-11 indicates A₁ is contained in experiment row 1, 2, 3 and 4, while B₁ is in experiment row 1, 2, 5 and 6. However, the rows that contain both A₁ and B₁ are in experiment row 1 and 2. Therefore, the average SNR for A₁B₁ is computed from the results of experiment row 1 and 2.

The average effect of $\overline{A_1B_1} = (-4.92 - 4.44) / 2 = -4.44$. The two corresponding experiment rows for A₁B₂ are row 3 and 4, hence the average effect of $\overline{A_1B_2} = (-4.92 - 5.40) / 2 = -5.40$. In the computations for $\overline{A_1B_1}$ and $\overline{A_1B_2}$, factor level A₁ is fixed. The difference between the result for $\overline{A_1B_1} = -4.44$ and $\overline{A_1B_2} = -5.40$ is due only to factor B. By using similar method, $\overline{A_2B_1}$, $\overline{A_2B_2}$, $\overline{B_1C_1}$, $\overline{B_1C_2}$, $\overline{B_2C_1}$ and $\overline{B_2C_2}$ can be computed as well. The test of interaction for AxB and BxC are shown in Figure-5 and Figure-6 correspondingly. The intersection line in Figure-5 indicates that there is the interaction effect between A and B. Since, there is no intersection line Figure-6, it is concluded that there is no interaction effects between B and C. Therefore the optimal level for factor A, B and C are level A₂, B₁, C₁ as they produced the highest SNR.




Figure-5. The interaction test for AxB.




Figure-6. The interaction test for BxC.

Analysis of variance (ANOVA)

The ANOVA was implemented to identify the most significant process parameters that affected the DIBL value in the WSi_x/TiO₂ channel vertical double-gate NMOS device. The contribution of each process parameter was also revealed by computing the percentage of factor effect on SNR. Table-14 shows the results of pooled ANOVA.

The F-ratio were calculated based on 95% level of confidence. Factor B (halo implant dose) and factor C (halo implant energy) were the most dominant process parameters that contribute to lower DIBL value. Based on SNR analysis, interaction test and ANOVA, the optimal combination levels of process parameters for the lowest possible DIBL value were A₂B₁ and C₁.

**Table-14.** Results of ANOVA.

Factor	DF	SSQ	MS	F-value	Factor effect on SNR (%)	Dominant/ Significant/ Neutral
A	1	0	0	0	0	Neutral
B	1	1	1	8	48	Dominant
N(AxB)	1	0	0	0	0	-
C	1	1	1	4	27	Dominant
M(BxC)	1	0	0	0	0	-

Verification test

Verification test was conducted due to the optimal combination levels of process parameters, i.e. $A_2B_1C_1$ in the present study did not match any experiment of the orthogonal array in Table-11. The best combinational level setting of the process parameters for the WSi_x/TiO_2 channel vertical double-gate NMOS device predicted by Taguchi method is shown in Table-15.

The final procedure is to verify the decrease of DIBL value by simulating the device once again using the best level setting of the process parameters. The results of

the final simulation of the device were recorded in Table-16.

Table-15. Overall best level setting of process parameters.

Sym.	Process parameter	Units	Best Value
A	Substrate Implant Dose	atom/cm ³	1.03×10^{14}
B	Halo Implant Dose	atom/cm ³	2.82×10^{13}
C	Halo Implant Tilt	degree	25

Table-16. Overall best level setting of process parameters.

DIBL (mV/V)				SNR (Higher-the-better) in dB
DIBL ₁ (U ₁ V ₁)	DIBL ₂ (U ₁ V ₂)	DIBL ₃ (U ₂ V ₁)	DIBL ₄ (U ₂ V ₂)	
1.552	1.675	1.566	1.605	-4.08

The SNR for the device after the optimization approach was -4.08 dB. The value was within the predicted SNR range of -3.45 to -4.71 dB. The lowest possible DIBL value was observed to be 1.552 mV/V. Table-17 shows the comparison of DIBL values before the optimization, after optimization without the interaction test and after optimization with the interaction test. The final results after the optimization with the interaction test has produced the lowest DIBL value. There is a reduction of

29.8% in the DIBL value if compared to the DIBL value before optimization approach (2.168 mV/V). The DIBL value was observed to be further reduced by 12.02% by utilizing the optimization with the interaction test approach. The results have justified that the interaction test of Taguchi method is capable of figuring out the robust process recipe for a lower DIBL effect in vertical double WSi_x -based gate NMOS device.

Table-17. Comparison of the Results from Different Approaches

Device characteristics	Before optimization	Optimization without the interaction test	Optimization with the interaction test
DIBL (mV/V)	2.168	1.730	1.522

CONCLUSIONS

Based on the final results, it can be concluded that the DIBL value of the WSi_x/TiO_2 channel vertical double-gate NMOS device was successfully optimized by using both L_{12} and L_8 orthogonal array of Taguchi method. The most dominant factors (process parameters) that were identified to contribute the most impact on the DIBL value are halo implant tilt angle and source/drain (S/D) implant where each of them contributes 24% and 16% of factor effect on SNR respectively.

The lowest DIBL value obtained from the Taguchi analysis without the interaction test was observed to be 1.730 mV/V. The DIBL value was observed to be further reduced down to 1.552 mV/V when the Taguchi analysis with the interaction test was applied. There is a slight reduction of 12.02% in the DIBL value compared to the result retrieved from the Taguchi analysis without the interaction test. The final results have justified that the interaction test of the Taguchi method was capable of finding the robust process recipe for lower DIBL value in WSi_x/TiO_2 channel vertical double-gate NMOS device.



ACKNOWLEDGEMENT

The authors would like to thank to the Ministry of Higher Education (MOHE) and Faculty of Electronics and Computer Engineering (FKEKK), Universiti Teknikal Malaysia Melaka (UTeM) for sponsoring this study under the research grants (PJP/2014/FKEKK (6B)/S01341) and FRGS (RACE)/2012/FKEKK/TK02/02/2 F00148.

REFERENCES

- [1] Karsenty, A. Chelly. 2013. Anomalous DIBL Effect in Fully Depleted SOI MOSFETs Using Nanoscale Gate-Recessed Channel Process. *Active and Passive Electronic Components*. 2015: 5-10.
- [2] Subrahmanyam, M. Jagadesh Kumar. 2009. Recessed source concept in nanoscale vertical surrounding gate (VSG) MOSFETs for controlling short-channel effects. *Physica E: Low-Dimensional Systems and Nanostructures*. 41: 671-676.
- [3] Saad, R. Ismail. 2008. Self-aligned vertical double-gate MOSFET (VDGM) with the oblique rotating ion implantation (ORI) method. *Microelectronics Journal*. 39(12): 1538-1541.
- [4] J. Suseno, R. Ismail. 2012. Design of Double Gate Vertical MOSFET using Silicon on Insulator (SOI) Technology. *International Journal of Nano Devices, Sensors and Systems (IJ-Nano)*. 1(1): 34-38.
- [5] M. Riyadi, I. Saad, R. Ismail. 2010. Investigation of pillar thickness variation effect on oblique rotating implantation (ORI)-based vertical double gate MOSFET. *Microelectronics Journal*. 41(12): 827-833.
- [6] K. E. Kaharudin, A. H. Hamidon, F. Salehuddin. 2014. Impact of Height of Silicon Pillar on Vertical DG-MOSFET Device. *International Journal of Computer, Information, Systems and Control Engineering*. 8(4): 576-580.
- [7] R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, M. Metz. 2004. High-k/metal-gate Stack and its MOSFET characteristics. *IEEE Electron Device Letters*. 5(6): 408-410.
- [8] R. Chau, J. Brask, S. Datta, G. Dewey, M. Doczy, B. Doyle, J. Kavalieros, B. Jin, M. Metz, A. Majumdar, M. Radosavljevic. 2005. Application of high-k gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology. *Microelectronic Engineering*. 80: 1-6.
- [9] N. Atan, I. Ahmad, B. Y. Majlis, I. A. Fauzi. 2014. Effects of High-k Dielectric with Metal Gate for Electrical Characteristics of Nanostructured NMOS. *Mathematical Methods in Engineering and Economics*. 1: 111-115.
- [10] A. H. Afifah Maheeran, P. S. Menon, I. Ahmad, S. Shaari. 2014. Optimisation of Process Parameters for Lower Leakage Current in 22 nm n-type MOSFET Device using Taguchi Method. *Jurnal Teknologi*. 4: 1-5.
- [11] Z. A. Noor Faizah, I. Ahmad, P. J. Ker, P. S. Akmaa Roslan, A. H. Afifah Maheeran. 2015. Modeling of 14 nm gate length n-Type MOSFET. *Micro and Nanoelectronics (RSM), IEEE Regional Symposium*. 1-4.
- [12] F. Salehuddin, K. E. Kaharudin, A. S. M. Zain, A. K. Mat Yamin, I. Ahmad. 2014. Analysis of Process Parameters Effect on DIBL in n-channel MOSFET device using L27 Orthogonal Array. *AIP Proceedings*. 322: 322-328.
- [13] M. Mansor, F. Salehuddin, I. Ahmad, Z. Mansor, K. E. Kaharudin, M. Nasaruddin, N. A. A. Rahman, A. S. M. Zain, N. Idris, N. Z. Haron. 2013. Application of Taguchi Method in Optimization of Shallow PN Junction Formation. *Journal of Telecommunication, Electronic and Computer Engineering*. 5(2): 33-38.
- [14] N. Mohammad, F. Salehuddin, H. A. Elgomati, I. Ahmad, N. A. A. Rahman, M. Mansor, Z. Mansor, K. E. Kaharudin, A. S. M. Zain, N. Z. Haron. 2013. Characterization & Optimization of 32nm P-Channel MOSFET Device. *Journal of Telecommunication, Electronic and Computer Engineering*. 5(2): 49-54.
- [15] V. D. Kunz, T. Uchino, C. H. de Groot, P. Ashburn, David C. Donaghy, S. Hall, Y. Wang, Peter L. F. Hemment. 2003. Reduction of parasitic capacitance in vertical MOSFETs by spacer local oxidation. *IEEE Transactions on Electron Devices*. 50(6): 1487-1493.
- [16] H. Xiao. 2001. *Introduction to Semiconductor Manufacturing Technology*. Prentice Hall Inc., Upper Saddle River, New Jersey.
- [17] M. N. I. A. Aziz, F. Salehuddin, A. S. M. Zain, K. E. Kaharudin. Study of Electrical Characteristic for 50 nm and 10 nm SOI Body Thickness in MOSFET Device. *Jurnal Teknologi*. 77(21): 109-115.



- [18] K. E. Kaharudin, A. H. Hamidon, F. Salehuddin. 2014. Implementation of Taguchi Modeling for Higher Drive Current (I_{ON}) in Vertical DG-MOSFET Device. *Journal of Telecommunication, Electronics and Computer Engineering*. 6(2): 11-18.
- [19] Silvaco ATLAS manual Device Simulation Software; http://ridl.cfd.rit.edu/products/manuals/Silvaco/atlas_users.pdf.
- [20] R. Shetty, R. Pai, V. Kamath, S. S. Rao. 2008. Study on Surface Roughness Minimization in Turning of DRACs Using Surface Roughness Methodology and Taguchi Under Pressured Steam Jet Approach. *ARPN Journal of Engineering and Applied Sciences*. 3(1): 59-67.
- [21] Tamilvendhan, V. Ilangovan. R. Karthikeyan. 2011. Optimisation of Engine Operating Parameters For Eucalyptus Oil Mixed Diesel Fueled Di Diesel Engine Using Taguchi Method. *ARPN Journal of Engineering and Applied Sciences*. 6(6): 14-22.
- [22] S. Kamaruddin, Z. A. Khan, S. H. Foong. 2010. Application of Taguchi Method in the Optimization of Injection Moulding Parameters for Manufacturing Products from Plastic Blend. *International Journal of Plastics Technology*. 14(6): 152-166.
- [23] M. S. Phadke. 2001. *Quality Engineering Using Robust Design*. Pearson Education, Inc. and Dorling Kindersley Publishing, Inc.
- [24] M. Janardhan. 2014. Multi-Response Optimization of EDM Performance Characteristics Using Response Surface Methodology And Desirability Function. *ARPN Journal of Engineering and Applied Sciences*. 9(12): 2635-2649.