

Faculty of Electrical Engineering

PERFORMANCE EVALUATION OF SPACE VECTOR MODULATION (SVM) FOR MULTILEVEL INVERTERS

Syamim Binti Sanusi

Master of Science in Electrical Engineering

2016

C Universiti Teknikal Malaysia Melaka

PERFORMANCE EVALUATION OF SPACE VECTOR MODULATION (SVM) FOR MULTILEVEL INVERTERS

SYAMIM BINTI SANUSI

A thesis submitted in fulfillment of the requirements for the degree of Master of Science in Electrical Engineering

Faculty of Electrical Engineering

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2016

C Universiti Teknikal Malaysia Melaka

DECLARATION

I declare that this thesis entitled "Performance Evaluation of Space Vector Modulation (SVM) for Multilevel Inverters" is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

| Signature | : | |
|-----------|---|--|
| Name | : | |
| Date | : | |

C Universiti Teknikal Malaysia Melaka

APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electrical Engineering.

| Signature | : | |
|-----------------|---|--|
| Supervisor Name | : | |
| Date | : | |

C Universiti Teknikal Malaysia Melaka

DEDICATION

To my beloved mother, father and siblings



ABSTRACT

The Space Vector Modulation (SVM) technique has gained wide acceptance for many AC drive applications, due to a higher DC bus voltage utilization (higher output voltage compared with the Sinusoidal Pulse Width Modulation (SPWM)), lower harmonic distortions and easy digital realization. In recent years, the SVM technique was extensively adopted in multilevel inverters since it offers greater numbers of switching vectors for obtaining further improvements of AC drive performances. However, the use of multilevel inverters associated with SVM increases the complexity of control algorithm (or computational burden), in obtaining proper switching sequences and vectors. The complexity of SVM computation causes a microcontroller or digital signal processor (DSP) to execute the computation at a larger sampling time. This consequently may produce errors in computation and hence degrades the control performances of AC motor drives. This thesis reports the performance evaluation of SVM for two-level of VSI, threelevel and five-level of Cascaded H-Bridge Multilevel Inverter (CHMI) and analyse indepth the accuracy performances of SVM computation and the performance evaluation in variable speed drive systems (i.e. Direct Torque Control (DTC) using SVM). The SVM modulator is implemented using a hybrid controller approach, i.e. with combination between the DS1104 Controller Board and FPGA. In such way, the computational burden can be minimized as the SVM tasks are distributed into two parts, in which every part is executed by a single controller. This allows the generation of switching gates performed by FPGA at the minimum sampling time $DT_2 = 360 ns$ to obtain precise desired output voltages, as verified via simulation and experimental results. Based on the accuracy performance analysis, it has revealed that the error of SVM computation in five-level inverter, even with a larger sampling time $DT_1 = 200 \,\mu s$, can be restricted at 6.25% from that obtained in two-level inverter. This allows the use of low-speed microcontroller or DSP to have satisfactory control performances, however, with the suggestion to use higher levels of inverters.

ABSTRAK

Teknik Modulasi Vektor Ruang (SVM) telah mencapai penerimaan yang luas bagi kebanyakan aplikasi pemacu ulang-alik AC, disebabkan penggunaan voltan arus terus DC yang lebih tinggi (keluaran voltan yang lebih tinggi berbanding dengan SPWM), herotan harmonik yang rendah dan memudahkan pembangunan perkakasan secara digital. Tahuntahun kebelakangan ini, teknik SVM secara meluasnya telah digunapakai dalam penyongsang bertingkat kerana ia menawarkan bilangan pensuisan vektor yang banyak lanjutan penambahbaikan bagi untuk mencapai prestasi pemacuan AC. Walaubagaimanapun, penggunaan penyongsang bertingkat dikaitkan dengan SVM meningkatkan kerumitan bagi algoritma kawalan (atau beban pengiraan), dalam mendapatkan aturan dan vektor pensuisan yang baik. Kerumitan bagi pengiraan SVM mengakibatkan sebuah pengawal mikro atau pemproses isyarat digital (DSP) melaksanakan pengiraan pada pensampelan masa yang lebih tinggi. Ini seterusnya boleh menghasilkan ralat dalam pengiraan dan kemudiannya menurunkan prestasi kawalan bagi pemacu motor AC. Tesis ini melaporkan penilaian prestasi bagi SVM untuk duaperingkatan penyongsang VSI, tiga-peringkatan dan lima-peringkatan CHMI dan analisa secara mendalam prestasi ketepatan bagi pengiraan SVM dan prestasi penilaian kawalan laju motor AC (iaitu Kawalan Langsung Dayakilas (DTC) menggunakan SVM). Pemodulat SVM dibangunkan menggunakan sebuah pendekatan pengawal hibrid, iaitu dengan kombinasi papan pengawal DS1104 dan FPGA. Dengan cara ini, beban pengiraan boleh diminimakan oleh kerana tugasan SVM diagihkan kepada dua bahagian, yang mana setiap bahagian dilaksanakan oleh satu pengawal. Ini membenarkan penghasilan bagi get-get pensuisan yang dilakukan oleh FPGA pada pensampelan masa yang minimum $DT_2 =$ 360 ns untuk mendapatkan kejituan keluaran voltan yang dikehendaki, seperti yang disahkan menerusi keputusan simulasi dan ujikaji. Berpandukan kepada analisa prestasi kejituan, ia telah mendedahkan bahawa ralat bagi pengiraan SVM dalam penyongsang lima peringkatan, walaupun dengan pensampelan masa yang besar $DT_2 = 200 \ \mu s$, boleh dihadkan pada 6.25% daripada yang diperoleh dalam penyongsang dua peringkatan. Ini membenarkan penggunaan bagi pengawal mikro atau DSP yang berkelajuan rendah untuk mempunyai kawalan prestasi yang memuaskan, tetapi dengan cadangan, kepada penggunaan penyongsang dengan peringkatan yang lebih tinggi.

ACKNOWLEDGEMENT

It is indeed a wonderful opportunity to thank and cheer for everyone who direct or indirect contributed towards the success of this thesis. First of all, I would like to express my gratitude to my supervisor Dr.Auzani bin. Jidin for the continuous support and help during work of the thesis. Without his precious advice and continuous support with patience it would be impossible for me to finish this project alone.

Next I would like to thanks to my lectures and my friends, especially to my colleagues from Power Electronics Design Group for their support and friendly atmosphere. I am greatly indebted to my family, who always stay by my side during my difficult times. Thanks for always giving an encouragement words and makes me did not easily give up. Furthermore, not to forget to everyone who involved me while finishing this research because been patient, supportive, understanding and shared the knowledge.

Above all, I thank Almighty Allah S.W.T for giving me this opportunity and strength to accomplish this task.

iii

TABLE OF CONTENTS

| | _ |
|----------------------|-------|
| DECLARATION | |
| APPROVAL | |
| DEDICATION | |
| ABSTRACT | i |
| ABSTRAK | ii |
| ACKNOWLEDGEMENT | iii |
| TABLE OF CONTENT | iv |
| LIST OF TABLE | vii |
| LIST OF FIGURES | viii |
| LIST OF APPENDICES | xii |
| LIST OF ABREVIATIONS | xiii |
| LIST OF PUBLICATIONS | xvii |
| LIST OF ACHIVEMENTS | xviii |
| | |

CHAPTER

| 1. | INT | RODUCTION | 1 | | |
|-----|--------------------------|---|----|--|--|
| | 1.1 | Research Background | 1 | | |
| | | 1.1.1 Significance of Research | 3 | | |
| | 1.2 | Problem Statements | 4 | | |
| | 1.3 | Objectives of Research | 7 | | |
| | 1.4 | Scopes of Work | 7 | | |
| | 1.5 Research Methodology | | | | |
| | 1.6 | Thesis Contributions | 9 | | |
| | 1.7 | Thesis Outlines | 10 | | |
| | 1.8 | Conclusion | 11 | | |
| 2. | OVE | RVIEW OF SWITCHING MODULATION STRATEGIES | 12 | | |
| | FOR | VOLTAGE SOURCE INVERTERS | | | |
| | 2.1 | Introduction | 12 | | |
| | 2.2 | Voltage Source Inverter (VSI) and Current Source | 12 | | |
| | | Inverter (CSI) | | | |
| | 2.3 | Two-Level Three-Phase Voltage Source Inverter | 18 | | |
| | | 2.3.1 Carrier-Based Sinusoidal Pulse Width Modulation (PWM) | 19 | | |
| | | 2.3.2 Third Harmonic Injection Carrier-Based PWM | 21 | | |
| | | 2.3.3 Carrier-Based PWM with Offset Addition | 24 | | |
| | | 2.3.4 Space Vector PWM | 26 | | |
| | 2.4 | Multilevel Inverters | 29 | | |
| | | 2.4.1 Carrier-Based Sinusoidal Pulse Width Modulation (PWM) | 32 | | |
| | | 2.4.2 Space Vector PWM | 35 | | |
| | 2.5 | The Advantages of using SVM in Electrical Drive Systems | 37 | | |
| | 2.6 | The Most Popular Application of SVM | 41 | | |
| 2.7 | | Conclusion | 43 | | |

| 3. | RE | SEARCH METHODOLOGY | 44 | | |
|----|------|---|------|--|--|
| | 3.1 | Introduction | 44 | | |
| | 3.2 | Space Vector Modulation for Two-Level Inverter | 45 | | |
| | 3.2. | 1 Simplified Two-Level Inverter Circuit | 45 | | |
| | | 3.2.2 Mapping of Voltage Vector | 47 | | |
| | | 3.2.3 Determination of Sector | 51 | | |
| | | 3.2.4 Calculation of Angle within a Sector (θ_{si}) | 53 | | |
| | | 3.2.5 Calculation of On-Duration for Switching Vectors | 57 | | |
| | | 3.2.6 Calculation of Duty Ratios | 59 | | |
| | | 3.2.7 Generation of Switching States | 63 | | |
| | | 3.2.8 Complete Control Structure of SVM for 2-level | 65 | | |
| | | Inverter | | | |
| | 3.3 | Space Vector Modulation for 3-Level Cascaded H-Bridge | 68 | | |
| | | Multilevel Inverters | | | |
| | | 3.3.1 Topology of Three-Level Cascaded H-Bridge | 68 | | |
| | | Multilevel Inverter | | | |
| | | 3.3.2 Mapping of Vectors | 70 | | |
| | | 3.3.3 Determination of Sector and Triangle | 71 | | |
| | | 3.3.4 Calculation of On-Duration for Switching Vectors | 78 | | |
| | | 3.3.5 Calculation of Duty Ratios | 79 | | |
| | | 3.3.6 Generation of Switching States | 79 | | |
| | | 3.3.7 Complete Control Structure of SVM for 3-level CHMI | 83 | | |
| | 3.4 | Space Vector Modulation for 5-Level Cascaded H-Bridge | 86 | | |
| | | Multilevel Inverter | | | |
| | 3.5 | Simulation Model of Space Vector Modulation | 88 | | |
| | 3.6 | Description of Experimental Setup | 97 | | |
| | | 3.6.1 DS1104 R&D Controller Board | 97 | | |
| | | 3.6.2 Altera FPGA DEO Controller Board | 101 | | |
| | | 3.6.3 Power Inverter and Gate Driver Circuits | 103 | | |
| | | 3.6.4 Three-Phase and Series Connected Resistive and | 105 | | |
| | | Inductive Loads | 10.4 | | |
| | 3.6 | Conclusion | 106 | | |
| 4 | DE | | 107 | | |
| 4. | | SULIS AND DISCUSSION | 107 | | |
| | 4.1 | Analysis of A courses | 107 | | |
| | 4.2 | Analysis of Accuracy | 107 | | |
| | | 4.2.1 Evaluation of Accuracy Performance at Different Sampling Times | 110 | | |
| | | 4.2.2 Evaluation of Accuracy Performance at Different | 111 | | |
| | | Levels of Inverters | | | |
| | | 4.2.3 Evaluation of Accuracy Performance at Different | 117 | | |
| | | Modulation Indices | | | |
| | 4.3 | 3 Analysis of Performances of AC Motor Control | | | |
| | 4.4 | Analysis of Total Harmonic Distortion (THD) of Output Voltage | 122 | | |
| | 4.5 | Conclusion | 127 | | |

| 5. | CON | ICLUSION AND RECOMMENDATION | 128 |
|-----|--------|-----------------------------|-----|
| | 5.1 | Conclusion | 128 |
| | 5.2 | Recommendation | 129 |
| REI | FEREN | CES | 131 |
| APF | PENDIC | CES A | 142 |
| APF | PENDIC | CES B | 177 |
| APF | PENDIC | CES C | 209 |

LIST OF TABLES

| TABLE | TITLE | | |
|-------|---|-----|--|
| 3.1 | Look-Up Table for Mapping the Switching State. | 63 | |
| 3.2 | List of Tasks for each Part in SVM of Two-Level Inverter | 66 | |
| 3.3 | Look-Up Table for Mapping the Switching States | 81 | |
| | $(S_{a1}S_{a2}S_{b1}S_{b2}S_{c1}S_{c2})$ | | |
| 3.4 | List of Tasks for each Part in SVM of Three-Level CHMI | 84 | |
| 3.5 | Load Reactor Parameters | 105 | |
| 4.1 | Numerical and Parameter Values used in SVM Computation | 115 | |
| | for Mapping All the Vectors in Fig. 4.3 for (a) Two-Level | | |
| | Inverter (b) Three-Level CHMI and (c) Five-Level CHMI | | |

LIST OF FIGURES

| TABLE | TITLE | PAGE |
|-------|---|------|
| 1.1 | Structure of DTC-SVM (as Proposed in (Lascu et al., 2000) | 3 |
| 1.2 | Simulation Results of Torque, Flux and Phase Voltage | 6 |
| 2.1 | Comparison of VSI and CSI in a Single-Phase Inverter, | 15 |
| | (a) Single-Phase Inverter Circuit, (b) Switching Gate | |
| | Circuit, and (c) Simulation Results | |
| 2.2 | Complexity of Control Structure in FOC of Induction Motor | 17 |
| | with the inclusion of CSI (as Proposed in (Xu and Novotny, | |
| | 1992)) | |
| 2.3 | A Three-Phase Voltage Source Inverter (VSI) | 18 |
| 2.4 | Carrier-Based Sinusoidal Pulse Width Modulation (PWM) : | 20 |
| | (a) Implementation of Block Diagram (b) Simulation Results | |
| 2.5 | Third Harmonic Injection Carrier-Based PWM: | 23 |
| | (a) Implementation of Block Diagram (b) Simulation Results | |
| 2.6 | Carrier-Based PWM with Offset Addition : | 25 |
| | (a) Implementation of Block Diagram (b) Simulation Results | |
| 2.7 | Space Vector PWM : (a) Phasor Diagram of \bar{v}_s^* | |
| | (b) Switching Pattern for Mapping \bar{v}_s^* using | 28 |
| | Symmetrical SVM and Discontinuous SVM Approaches | |
| 2.8 | Topologies of Multilevel Inverters for (a) Diode Clamped | 31 |
| | or Neutral Point Clamped, (b) Capacitor Clamped or Flying | |
| | Capacitor and (c) Cascaded H-Bridge Multilevel Inverters | |
| 2.9 | Carried-Based SPWM for a Five-Level Multilevel Inverter : | 34 |
| | (a) IPD, (b) POD, and (c) APOD | |
| 2.10 | Comparison Between (a) Two-Level Space Vector Diagram | 36 |
| | and (b) Three-Level Space Vector Diagram, e.g. for Sector I. | |
| 2.11 | Comparison Between (a) Two-Level Space Vector Diagram viii | 40 |

| | and (b) Three-Level Space Vector Diagram, e.g. for Sector I. | |
|------|---|----|
| 2.12 | Structure of DTC-SVM (as Proposed in (Lascu et al., 2000)) | 42 |
| 3.1 | Schematic diagram of Two-Level of Voltage Source | 46 |
| | Inverter (VSI) | |
| 3.2 | Equivalent Circuit of the Inverter Shown in Fig. 3.1 | 47 |
| | (e.g. <i>a</i> -Phase Leg) | |
| 3.3 | Mapping of Unit Vectors | 48 |
| 3.4 | Definition of Space Voltage Vector on the <i>d-q</i> Voltage | 50 |
| | Vector Plane | |
| 3.5 | Voltage Vectors in the Two-Level Inverter Obtained in | 51 |
| | (3.10) and (3.11) for Every Switching State Possibility | |
| | $(S_aS_bS_c)$ | |
| 3.6 | Definition of Angle within a Sector (θ_{si}) and the Switching | 54 |
| | Sequence and General Representation for Sector I | |
| 3.7 | Definition of Angle within a Sector (θ_{si}) and the Switching | 56 |
| | Sequence and General Representation for (a) Sector I, | |
| | (b) Sector II, (c) Sector III, (d) Sector IV, (e) Sector V, and | |
| | (f) Sector VI | |
| 3.8 | General Representation of Vector Diagram for Any Sector | 57 |
| 3.9 | Implementation of Space Vector Modulation using Two | 61 |
| | Sampling Times (a) Block Diagram (b) Typical Waveforms | |
| 3.10 | Generation of Pre-Switching States | 62 |
| 3.11 | Generation of Switching Status (S_a , S_b and S_c) based on the | 64 |
| | Pre-Switching States and Duty Ratios for (a) Sector I, | |
| | (b) Sector II, (c) Sector III, (d) Sector IV, (e) Sector V, and | |
| | (f) Sector VI | |
| 3.12 | Complete Block Diagram of SVM for 2-Level Inverter. | 67 |
| 3.13 | Topology Circuit of Three-Level Cascaded H-Bridge Multilevel | 69 |
| | Inverter | |
| 3.14 | Simplified Three-Level H-Bridge Inverter (for any Phase) | 69 |
| 3.15 | Voltage Vectors in the Three-Level CHMI Obtained in (3.35) | 71 |
| | and (3.36) for Every Switching State Possibility | |

| 3.16 | Definition of Triangle ($\Delta_i = \Delta_0, \Delta_1, \Delta_2$ and Δ_2) for Every Sector | |
|------|---|-----|
| | | 73 |
| 3.17 | Definition of Reference Voltage Vector for Every Triangle | 75 |
| | $(\Delta_0, \Delta_1, \Delta_2 \text{ and } \Delta_3)$ | |
| 3.18 | Determination of Triangular (Δ_0 , Δ_1 , Δ_2 and Δ_3) for Every Sector | 77 |
| 3.19 | Generation of Switching Status (S_{a1} , S_{a2} , S_{b1} , S_{b2} , S_{c1} and S_{c2}) | 82 |
| | based on the Pre-Switching States and Duty Ratios for Sector I | |
| | in Every Triangle (a) Δ_1 , (b) Δ_2 , (c) Δ_3 and (d) Δ_4 . | |
| 3.20 | Complete Block Diagram of SVM for Three-Level CHMI | 85 |
| 3.21 | Topology Circuit of Five-Level Cascaded H-Bridges Multilevel | 87 |
| | Inverter | |
| 3.22 | Simplified Three-Level H-Bridge Inverter (for any Phase) | 87 |
| 3.23 | Definition of Triangle ($\Delta_j = \Delta_0, \ \Delta_1, \Delta_2, \dots, \Delta_{15}$) for Every Sector | 88 |
| 3.24 | Simulation Model of Space Vector Modulation (SVM) (e.g. for | 90 |
| | Three-Level CHMI) | |
| 3.25 | Simulation Model of Three-Phase Generator (at Subsystem1) | 91 |
| 3.26 | Simulation Model of Three- to Two-Phase Transformation | 92 |
| | (at Subsystem2) | |
| 3.27 | Simulation Model of Duty Ratios Calculator (at Subsystem3) | 93 |
| 3.28 | Simulation Model of Pre-Switching States Generator | 94 |
| | (at Subsystem4) | |
| 3.29 | Simulation Model of Power Inverter Circuits for (a) Two-Level, | 95 |
| | (b) Three-Level, and (c) Five-Level | |
| 3.30 | Experimental Setup | 99 |
| 3.31 | The Real-Time Interface (RTI) I/O Blocks Inserted into a | 100 |
| | Simulink Block Diagram which Connect the Function | |
| | Model with the I/O Interfaces | |
| 3.32 | Block Diagram of Blanking Time Generation for x-Phase and | 102 |
| | Any Leg | |
| 3.33 | Timing Diagram of Blanking Time Generation for x -Phase and | 103 |
| | Any Leg | |
| 3.34 | Photograph of FPGA, Gate Driver Circuits and Cascaded | 104 |

| | H-Bridge Multilevel Inverter (CHMI), e.g. for Five-Level | |
|------|---|-----|
| 3.35 | Terco MV 1101 Load Reactor | 105 |
| 4.1 | Comparison of On-Duration or Pulse Width of Pre-Switching | 110 |
| | States For Different Sampling Times (a) $DT_2 = 1 \mu s$, | |
| | (b) $DT_2 = 20 \ \mu s$ and (c) $DT_2 = 50 \ \mu s$ | |
| 4.2 | Region of Possible Location of Resultant Voltage Vector \bar{v}_s | 113 |
| | due to Inappropriate On-Duration for (a) Two-Level, | |
| | (b) Three-Level and (c) Five-Level | |
| 4.3 | Simulation Results of Resultant Voltage Vector \bar{v}_s for a given | 116 |
| | \bar{v}_s^* when Different Sampling Times $DT_2 = 1 \ \mu s$, 20 μs and | |
| | 50 μs are Applied for (a) Two-Level, (b) Three-Level and | |
| | (c) Five-Level Inverters | |
| 4.4 | Comparison between Calculation and Simulation Results when | 118 |
| | $M_i = 0.9, 0.6$ and 0.3 for (a) Two-Level, (b) Three-Level and | |
| | (c) Five-Level Inverters | |
| 4.5 | Performance Analysis of AC Motor Control at Different | 121 |
| | Sampling Times DT_2 , for (a) Two-Level, (b) Three-Level | |
| | and (c) Five-Level Inverters | |
| 4.6 | Simulation and Experimental Results of Phase Voltage and its | 124 |
| | Frequency Spectrum when Modulation Index $M_i = 0.3$ for | |
| | (a) Two-Level, (b) Three-Level and (c) Five-Level Inverters | |
| 4.7 | Simulation and Experimental Results of Phase Voltage and | 125 |
| | its Frequency Spectrum when Modulation Index $M_i = 0.6$ for | |
| | (a) Two-Level, (b) Three-Level and (c) Five-Level Inverters | |
| 4.8 | Simulation and Experimental Results of Phase Voltage and | 126 |
| | its Frequency Spectrum when Modulation Index $M_i = 0.9$ for | |
| | (a) Two-Level, (b) Three-Level and (c) Five-Level Inverters | |

LIST OF APPENDICES

APPENDIXTITLEPAGEAMATLAB Function Source Code Listings147BVHDL Source Code Listing177CSimulation Model of Direct Torque Control Space Vector209Modulation (DTC-SVM) with Cascaded H-Bridge MultilevelInverter

LIST OF ABBREVIATIONS

| DTC | - | Direct torque control |
|--------|---|---|
| IM | - | Induction motor |
| VSI | - | Voltage source inverter |
| SPWM | | Sinusoidal pulse width modulation |
| FOC | - | Field oriented control |
| DSC | - | Direct self control |
| DT | - | Sampling period |
| AC | - | Alternating current |
| DC | - | Direct current |
| UPS | - | Uninterruptible power supply |
| CSI | - | Current source inverter |
| HVDC | - | High voltage direct current |
| MOSFET | - | Metal oxide semiconductor field effect transistor |
| DSP | - | Digital signal processor |
| ADC | - | Analog digital converter |
| DAC | | Digital analog converter |
| FPGA | - | Field programmer gate array |
| SVM | - | Space vector modulated |
| UB | - | Upper band |
| LB | - | Lower band |
| IGBT | - | Insulated gate bipolar transistor |
| CHMI | - | Cascaded H-bridge multilevel inverter |
| NPCMI | - | Neutral point clamp multilevel inverter |
| FCI | - | Flying capacitor inverter |
| PWM | - | Pulse width modulator |
| THD | - | Total harmonic distortion |
| PI | - | Proportional integral |
| IPD | - | In-phase disposition vii |

| POD | - | Phase opposition disposition | |
|-----------------------------------|---|---|--|
| APOD | - | Alternate phase opposition disposition | |
| DTC-SVM | - | Direct torque control space vector modulation | |
| $ar{ u}_{s}^{*}$ | - | Reference voltage vector | |
| v_{sd}^* , v_{sq}^* . | - | d and q components of the stator voltage in stationary feference | |
| | | frame | |
| d , q | - | Direct and quadrature of the stationary reference frame | |
| v_m^* | - | Voltage modulating signal | |
| v_{tri} , | - | Triangular wave frequency | |
| V_{l1} | - | Desired fundamental output voltage | |
| i | - | Load current | |
| <i>i</i> * | - | Current reference | |
| $v_{aM}^*, v_{bM}^*, v_{cM}^*$ | - | Three phase sinusoidal voltage | |
| M _i | - | Modulation index | |
| Т | - | Switching period | |
| t | - | On times duration | |
| L | - | Number of level | |
| $V_{1,six-step}$ | - | Fundamental output of six-step voltage | |
| Ø | - | Phase shifts in inverter levels | |
| $	heta_s$ | - | Angle of reference voltage | |
| $	heta_{si}$ | - | Angle within Sector | |
| d^r , q^r | - | Real and imaginary and real of the rotor | |
| i_{s}, i_{r} | - | Stator and rotor current space vector in stationary reference frame | |
| $R_r R_s$ | - | Rotor and stator resistance | |
| L_s | - | Stator self-inductance | |
| L_r | - | Rotor self-inductance | |
| L_m | - | Mutual inductance | |
| $ar{arphi}_{s,ar{arphi}_r}$ | - | Stator and rotor flux linkage space vector in reference frame | |
| i_{rd}, i_{rq} | i_{rd} , i_{ra} - d and q components of the rotor current in stationary r | | |
| . 1 | | frame | |
| i _{sd} , i _{sq} | - | d and q components of the stator current in stationary reference | |

viii

frame

| v_{sd}, v_{sq} | - | d and q-axis of the stator voltage in stationary reference frame |
|----------------------------------|---|--|
| $arphi_{sd}$, $arphi_{sq}$ | - | d and q components of the stator flux in stationary reference frame |
| $ar{v}_{s}$ | - | Voltage vectors |
| n | - | Numbers of phase |
| $i_{a,b}i_{b}i_{c}$ | - | Current phase a,b and c |
| L | - | Self-inductance |
| T_e | - | Electromagnetic Torque |
| T_e^* | - | References of torque |
| \mathcal{E}_T | - | Output torque error |
| σ_T | - | Output torque status |
| $	heta_r$ | - | Angle within a sector |
| v^*_{slpha} , v^*_{seta} | | α - and β -axis component of stator voltage |
| $ar{ u}^*_{so}$ | | Voltage vector reference based on α_o - and β_o -axis plane |
| $v^*_{lpha o}, v^*_{eta o}$ | | α - and β -axis component of stator voltage of triangles |
| δ_{sr} | - | Different angle between stator flux linkage and rotor flux linkage |
| V_{dc} | - | DC link voltage |
| Р | - | Pairs of pole |
| ω_r | - | Rotor electrical speed in rad/s |
| v_{dc} | - | DC link voltage |
| $\mathcal{E}_{oldsymbol{arphi}}$ | - | Output flux error |
| $arphi_s^*$ | - | References of flux |
| $arphi_s$ | - | Flux estimate |
| σ_{arphi} | - | Output flux status |
| σ | - | Total flux leakage factor |
| S_{sa}, S_{sb}, S_{sc} | | Pre-switching State |
| \bar{v}_{xN} | - | Inverter phase voltage |
| v_{xN} | - | Phase stator voltages |
| S_x | | Switch gate |
| \bar{S}_x | | Complementary switch gate |

| Δ_j | Number of triangle |
|------------|--------------------|
| $ar{v}_x$ | Voltage vector |
| si | Number of Sector |

 d_x Phase duty ratio

LIST OF PUBLICATIONS

Journal Paper

Syamim Sanusi, Auzani Jidin, Tole Sutikno, Kasrul Abdul Karim, Mohd Luqman Mohd Jamil, Siti Azura Ahmad Tarusan," Implementation of Space Vector Modulator for Cascaded H-Bridge Multilevel Inverters", *International Journal of Power Electronic and Drive System (IJPEDS).*,Vol. 6, No. 4, December 2015, pp. 906~918., ISSN: 2088-8694.

Published Conference Proceeding

Syamim Sanusi, Zulkifli Ibrahim, Auzani Jidin , Mohd Hatta Jopri, Kasrul Abdul Karim, Md Nazri Othman " Implementation of Space Vector Modulation for Voltage Source Inverter," *Electrical Machines and Systems (ICEMS), 2013 International Conference on, 26-29 Oct. 2013*

Zulkifilie Bin Ibrahim, Md. Liton Hossain, **Syamim Binti Sanusi**, Nik Munaji Bin Nik Mahadi, Ahmad Shukri Abu Hasim, " Performance of Different Topologies for Three Level Inverter Based on Space Vector Pulse Width Modulation Technique," in *Clean Energy and Technology (CEAT) 2014, 3rd IET International Conference on.* 2014

Adeline Lukar Herlino, Auzani Jidin, Che Wan Faizal bin Che Wan Mohd Zalani, Syamim Sanusi, M.H Jopri, Mustafa Manap, " Comparative Study of Current Control Strategy for DC Motors," *Power Engineering and Optimization Conference (PEOCO)*, 2013 IEEE 7th International on, 3-4 June 2013.

xvii

LIST OF ACHIVEMENTS

Exhibition and Award

Awarded UTeMEX 2013 **Gold medal** for the invention "PRO-SINE" at Expo Penyelidikan Dan Inovasi Utem 2012 (UtemEX) on 12 Dec 2013, at Main Hall Utem.

Awarded UTeMEX 2014 **Bronze medal** for the invention "PRO-SINE" at Malaysia Technology Expo on 20-22 Feb 2014, at PWTC, Kuala Lumpur.

xviii

CHAPTER 1

INTRODUCTION

1.1 Research Background

Voltage Source Inverters (VSI) have evolved as the most popular power conversion for many AC drive applications. The evolvement of VSI is in line with the development of various Pulse Width Modulation (PWM) algorithms supported by the advent of solid state switching device technologies, fast digital signal processors, Field Programmable Gate Arrays (FPGA) and microcontrollers. Since a few decades ago, several PWM algorithms were developed to improve some performances of VSI such as high-power efficiency (Abu Bakar Siddique et al., 2015, Edpuganti and Rathore, 2015, Tong et al., 2015, Youssef et al., 2016), high-output voltage (Carrasco and Silva, 2013, Chai et al., 2016, Jana et al., 2013), and low-total harmonic distortion (THD) (Pramanick et al., 2015, Prieto et al., 2014). Apparently, the research about VSI has not reach to state of saturation up till now, as novel or simplified PWM methods is still continue to emerge for various topology inverter circuits and multilevel inverters (Gupta et al., 2016, Liu et al., 2016, Lopez et al., 2016, Narimani et al., 2016, Sakthisudhursun et al., 2016, Tan et al., 2016, Yi et al., 2016)]. Among various modulation strategies or PWM methods, the Space Vector Modulation (SVM) technique has received wide acceptance due to several advantages such as higher output voltages, lower THD, high-efficiency and flexible to be implemented in vector control systems (Chai et al., 2016, Kai et al., 2016, Liu et al., 2016, Thomas et al., 2015, Zheng et al., 2016, Zhifeng et al., 2010).

1