



**Faculty of Electrical Engineering**

**MULTILEVEL THREE PHASE VOLTAGE SOURCE INVERTER  
WITH SIMPLE SPACE VECTOR PULSE WIDTH MODULATION**

**Md Liton Hossain**

**MSc. in Electrical Engineering**

**2015**

**MULTILEVEL THREE PHASE VOLTAGE SOURCE INVERTER WITH SIMPLE  
SPACE VECTOR PULSE WIDTH MODULATION**

**MD LITON HOSSAIN**

**A thesis submitted  
in fulfillment of the requirements for the degree of Master of Science  
in Electrical Engineering**

**Faculty of Electrical Engineering**

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

**2015**

## DECLARATION

I declared that this thesis entitle “Three phase multilevel voltage source inverter” is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature :

Name : Md Liton Hossain

Date :

## **APPROVAL**

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electrical Engineering.

Signature :

Name : PM Dr. Zulkiflie bin Ibrahim

Date :

## **DEDICATION**

To my beloved elder sister

## ABSTRACT

Multilevel inverter has brought a great revolution in many industrial applications. The performances of multilevel inverter depend on the suitable modulation technique and topology. There a number of modulation techniques and topologies are already developed during last three decades. The most popular multilevel inverter topology is cascaded h-bridge inverter due to not having any clamping diode or capacitor and better performances. But it requires several number of separated DC sources that increase complexity as well as system cost. Three phase cascaded multilevel inverters with reduced number of DC voltage sources are proposed in this research that requires only 2, 3, 4, 5 and 6 separated DC sources for three phase 3, 4, 5, 6 and 7-level. Three phase cascaded multilevel inverters with single DC voltage source are also proposed in this research. On the other hand, the most popular modulation technique is space vector pulse width modulation (SVPWM) because of their easier digital realization, over modulation, high switching frequency, better DC bus utilization and lower THD. The complexity of switching control algorithms for multilevel inverter is increasing with the number of level due to increasing the number of switching states in space vector diagram. This research simplifies the space vector diagram that reduces the switching states to 26 from 27, 56 from 64, 98 from 125, 152 from 216 and 218 from 343 for 3, 4, 5, 6 and 7-level SVPWM respectively. The simplified strategy used in the research, the lower weighted digit values of switching states are omitted because performance of the multilevel inverter depends on the more weighted digit value of switching states. However it still has a constraint of having different number of switching states for different sub switching triangle of each sector. Therefore, the best four different active switching states will be selected for each switching triangle that makes the overall PWM algorithm simpler. The proposed three phase cascaded multilevel inverters (CMLI) based on simple space vector pulse width modulation have been modeled, simulated and evaluated using MATLAB/SIMULINK. Simulation results based on the proposed technique demonstrated the significant improvement in terms of output voltage and THD. The inverters of each level have been implemented using a single eZdsp control board embedded with TMS320F2812 processor. The results obtained from the experimental investigation for 3, 4, 5, 6 and 7 level inverter are consistent with the results obtained from the simulation. The three phase 7-level CMLI demonstrated 10.69% THD that is closest the IEE519 standard of 10% THD.

## ABSTRAK

*Penyongsang pelbagai aras telah memberi revolusi yang besar didalam banyak aplikasi indsturi. Prestasi bagi penyongsang pelbagai aras bergantung kepada kesesuaian teknik modulasi dan topologi. Terdapat beberapa teknik modulasi dan topologi yang telah dibangunkan dalam tiga dekat yang lalu. Topologi penyongsang pelbagai aras yang paling popular adalah penyongsang h-jambatan lata kerana tidak memiliki diod pengapit atau kapasitor dan menghasilkan prestasi lebih baik. Tetapi ia memerlukan beberapa bilangan sumber DC voltan yang berasingan yang akan meningkatkan kerumitan dan juga kos sistem. Penyongsang pelbagai aras lata dengan pengurangan bilangan sumber DC telah dicadangkan dalam penyelidikan ini yang memerlukan hanya 2, 3, 4, 5 dan 6 sumber DC yang berasingan untuk tiga fasa 3, 4, 5, 6 dan 7 aras. Penyongsang pelbagai aras lata tiga fasa dengan sumber DC tunggal dicadangkan dalam penyelidikan ini. Selain itu, teknik modulasi yang paling popular adalah modulasi lebar denyut jenis vektor ruang (SVPWM) kerana ianya mudah direlisasikan secara digital, modulasi lebih had, frekuensi pensuisan yang tinggi, lebih baik penggunaan bas DC dan THD yang rendah. Kerumitan bagi algoritma kawalan pensuisan untuk penyongsang pelbagai aras adalah meningkat bersama dengan bilangan aras disebabkan oleh peningkatan bilangan keadaan pensuisan di dalam rajah vektor ruang. Penyelidikan ini memudahkan rajah vektor ruang yang mengurangkan keadaan pensuisan kepada 26 daripada 27, 56 daripada 64, 98 daripada 125, 152 daripada 216 dan 218 daripada 343 untuk 3, 4, 5, 6 dan 7 aras SVPWM. Strategi termudah yang digunakan dalam penyelidikan, nilai pemberat digit yang terendah akan dikeluarkan kerana prestasi pelbagai aras penyongsang bergantung keatas nilai digit pemberat bagi keadaan pensuisan. Walaubagaimanapun ia masih menghadapi kekangan yang mempunyai keadaan pensuisan yang berbeza untuk sub pensuisan segitiga bagi setiap sektor yang berbeza. Oleh sebab itu, empat keadaan pensuisan aktif terbaik akan dipilih bagi setiap sektor segitiga pensuisan yang menjadikan algoritma keseluruhan PWM menjadi lebih mudah. Penyongsang pelbagai aras lata (CMLI) tiga fasa yang dicadangkan adalah berdasarkan modulasi lebar denyut jenis vektor ruang mudah yang telah dimodel, disimulasi dan dinilai menggunakan MATLAB/SIMULINK. Keputusan simulasi berdasarkan kepada teknik yang dicadangkan telah menunjukkan penambahbaikan yang ketara dari segi voltan keluaran dan THD. Penyongsang bagi setiap aras telah pun dilaksanakan menggunakan satu papan eZdsp yang mempunyai pemproses TMS320F2812. Keputusan yang diperolehi dari kajian ujikaji untuk 3, 4, 5, 6 dan 7- aras penyongsang adalah sejajar dengan keputusan yang diperolehi dari simulasi. CMLI 7-aras tiga fasa menunjukkan 10.69% THD yang terdekat dengan piawaian IEE519 yang mempunyai 10% THD.*

## ACKNOWLEDGEMENTS

I am thanking to Allah S.W.T. who is the creator and sustainer of the universe and sending my best regards to my beloved Prophet Muhammad SAW. I am highly glad to acquire a greatest experience by completing my post graduate research in the field of power electronics. I would like to thank and acknowledge to Associate Professor Dr. Zulkiflie Bin Ibrahim, Profesor Ir. Dr. Mohd Jailani Bin Mohd Nor, Profesor Datuk Dr. Mohd Razali Bin Muhamad for their valuable guidance and support.

I also would like to thank my beloved Dean, co-supervisors, lab partner and lecturer i.e Profesor Dr. Marizan Bin Sulaiman, Associate Professor Dr. Ismadi Bugis, Dr. Fazli Bin Patkar, Dr. Auzani Bin Jidin, Mohd Zulkifli Bin Ramli, Mrs. Jurifa Binti Mat Lazi, Mrs. Nurazlin Bt. Mohd Yaakop, Mr. Ahmad Shukri B. Abu Hasim, Mr. Md Hairul Nizam B. Talib and Mr. Nik Munaji B. Nik Mahadi, Wan Ahmas, Muhammad Rashid and Zairi Bin Mohd Jani for their encouragement, opinion, assistance, and patience throughout my research. I also would to express my gratitude to my laboratory technician Mr. Sahril Bin Bahar for his assist on my hardware experimental setup.

I would like to express gratitude to Universiti Teknikal Malaysia Melaka (UTeM) for giving me an opportunity to pursue my post graduate study. I would like to dedicate my special mention and acknowledgment to my beloved parents. This research is sponsored by Malaysian Technical Universities Network (MTUN) grant, Power Control Technology for Fuel Cell Vehicles grant and UTeM



Zamalah Fellowship Scheme. It has been accepted by Research Laboratory of Electric Vehicle Drive, Faculty of Electrical Engineering in Universiti Teknikal Malaysia Melaka.

Finally, but not least I also would like to thank all those helping and supporting me directly and indirectly during my project.

## TABLE OF CONTENTS

	PAGE
DECLARATION	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	v
LIST OF FIGURES	vii
LIST OF TABLES	xv
LIST OF PRINCIPAL NOTATION	xvi
LIST OF ABBREVIATIONS	xvii
LIST OF APPENDICES	xix
LIST OF PUBLICATION	xx
<b>CHAPTER</b>	
<b>1. INTRODUCTION</b>	<b>1</b>
1.1 Research Background	1
1.2 Research Motivation	2
1.3 Problem Statement	3
1.4 Research Objectives	5
1.5 Research Methodology	5
1.6 Research Contribution	6
1.7 Thesis Overview	7
<b>2. LITERATURE REVIEW</b>	<b>9</b>
2.1 Introduction	9
2.2 Multilevel Inverter Topologies	10
2.2.1 Diode Clamped Inverter	11
2.2.2 Capacitor Clamped Inverter	12
2.2.3 Cascaded H-Bridge Inverter	13
2.3 Modulation Technique	25
2.3.1 Sine Pulse Width Modulation	26
2.3.2 Modified Pulse Width Modulation	26
2.3.3 Random Pulse Width Modulation	26
2.3.4 Third Harmonic Injection Pulse Width Modulation	27
2.3.5 Selective Harmonic Elimination Pulse Width Modulation	27
2.3.6 Space Vector Pulse Width Modulation	27
2.4 Summary	29
<b>3. MODELING OF THREE PHASE MULTILEVEL VSI WITH SIMPLE SVPWM</b>	<b>31</b>
3.1 Introduction	31
3.2 Conventional 2-Level Three Phase VSI	33
3.3 Equivalent model of three phase induction machine	34
3.4 Conventional 2-level SVPWM	36
3.5 Proposed three phase 3LCMLI	38

3.6	Proposed 3LSVPWM	40
3.7	Proposed three phase 4LCMLI	45
3.8	Proposed 4LSVPWM	48
3.9	Proposed three phase 5LCMLI	51
3.10	Proposed 5LSVPWM	54
3.11	Proposed three phase 6LCMLI	59
3.12	Proposed 6LSVPWM	62
3.13	Proposed three phase 7LCMLI	67
3.14	Proposed 7LSVPWM	71
3.15	Summary	78
<b>4.</b>	<b>SIMULATION AND EXPERIMENTAL INVESTIGATION</b>	<b>79</b>
4.1	Introduction	79
4.2	Simulation Results	79
4.2.1	Conventional three phase 2-level VSI based on 2LSVPWM	79
4.2.2	Proposed three phase 3LCMLI based on 3LSVPWM	81
4.2.3	Proposed three phase 4LCMLI based on 4LSVPWM	84
4.2.4	Proposed three phase 5LCMLI based on 5LSVPWM	88
4.2.5	Proposed three phase 6LCMLI based on 6LSVPWM	92
4.2.6	Proposed three phase 7LCMLI based on 7LSVPWM	96
4.2.7	Comparative Analysis	100
4.3	Experimental Results	103
4.3.1	Experimental setup	103
4.3.2	Conventional three phase 2-Level VSI	105
4.3.3	Proposed three phase 3LCMLI based on 3LSVPWM	107
4.3.4	Proposed three phase 4LCMLI based on 4LSVPWM	111
4.3.5	Proposed three phase 5LCMLI based on 5LSVPWM	115
4.3.6	Proposed three phase 6LCMLI based on 6LSVPWM	120
4.3.7	Proposed three phase 7LCMLI based on 7LSVPWM	124
4.3.8	Comparative Analysis	128
4.3.9	Comparative analysis of simulation and experimental results	130
4.3.10	Summary	134
<b>5.</b>	<b>CONCLUSION AND FUTURE WORKS</b>	<b>137</b>
5.1	Conclusion	137
5.2	Future Works	139
	<b>REFERENCES</b>	<b>140</b>

## LIST OF FIGURES

FIGURE	TITLE	PAGE
2.1	(a) Two level inverter and (b) Three level inverter	10
2.2	Classification of multilevel inverter topologies	11
2.3	5-level DCLI	12
2.4	3-level CCLI	13
2.5	Multilevel inverter	14
2.6	Simplified circuit diagram of converter	15
2.7	A three phase cascaded inverter	16
2.8	Cascaded single phase inverter	17
2.9	MLDCL inverter based on cascaded h-bridge cell	18
2.10	A 31-level cascaded inverter	19
2.11	A multi-cell cascaded inverter	20
2.12	DVR system based on cascaded inverter	20
2.13	Seven level multilevel inverter based on z-source	21
2.14	Nine-level cascaded inverter	22
2.15	Seventeen level inverter	23
2.16	Hybrid cascaded multilevel inverter	24
2.17	Classification of modulation techniques for multilevel inverter	25
3.1	Flowchart of the overall research	32
3.2	Conventional 2-level three phase VSI	33
3.3	Equivalent model of 3-phase induction machine	35

3.4	2-level space vector diagram	36
3.5	Proposed 3LCMLI	38
3.6	Proposed 3LCMLI using single DC source	39
3.7	3-level space vector diagram	41
3.8	Determination of the reference vector location for triangle of type 1	41
3.9	Switching states determination: (a) for type 1 triangle (b) for type 2 triangle	42
3.10	Simplified 3-level space vector diagram	42
3.11	Space vector diagram of triangle determination for sector 1	44
3.12	Proposed three phase 4LCMLI	46
3.13	Proposed three phase 4LCMLI using single DC source	47
3.14	4-level space vector diagram	49
3.15	Proposed 4-level space vector diagram	50
3.16	Proposed three phase 5LCMLI	52
3.17	Proposed three phase 5LCMLI using single DC source	53
3.18	5-level space vector diagram	55
3.19	Proposed 5-level space vector diagram	56
3.20	Proposed three phase 6LCMLI	59
3.21	Proposed three phase 6LCMLI using single DC source	60
3.22	6-level space vector diagram	63
3.23	Proposed 6-level space vector diagram	64
3.24	Proposed three phase 7LCMLI	68
3.25	Proposed three phase 7LCMLI using single DC source	70

3.26	7-level space vector diagram	73
3.27	Proposed 7-level space vector diagram	74
4.1	Line to line voltage of 2-level VSI	80
4.2	Voltage THD of 2-level VSI	80
4.3	Output current of 2-level VSI	80
4.4	Current THD of 2-level VSI	81
4.5	Line to line voltage of 3LCMLI	81
4.6	Voltage THD of 3LCMLI	82
4.7	Output current of 3LCMLI	82
4.8	Current THD of 3LCMLI	82
4.9	Line to line voltage of 3LCMLI using single DC source	83
4.10	Voltage THD of 3LCMLI using single DC source	83
4.11	Output current of 3LCMLI using single DC source	84
4.12	Current THD of 3LCMLI using single DC source	84
4.13	Line to line voltage of 4LCMLI	85
4.14	Voltage THD of 4LCMLI	85
4.15	Output current of 4LCMLI	86
4.16	Current THD of 4LCMLI	86
4.17	Line to line voltage of 4LCMLI using single DC source	87
4.18	Voltage THD of 4LCMLI using single DC source	87
4.19	Output current of 4LCMLI using single DC source	87
4.20	Current THD of 4LCMLI using single DC source	88
4.21	Line to line voltage of 5LCMLI	89

4.22	Voltage THD of 5LCMLI	89
4.23	Output current of 5LCMLI	89
4.24	Current THD of 5LCMLI	90
4.25	Line to line voltage of 5LCMLI using single DC source	91
4.26	Voltage THD of 5LCMLI using single DC source	91
4.27	Output current of 5LCMLI using single DC source	91
4.28	Current THD of 5LCMLI using single DC source	92
4.29	Line to line voltage of 6LCMLI	93
4.30	Voltage THD of 6LCMLI	93
4.31	Output current of 6LCMLI	93
4.32	Current THD of 6LCMLI	94
4.33	Line to line voltage of 6LCMLI using single DC source	95
4.34	Voltage THD of 6LCMLI using single DC source	95
4.35	Output current of 6LCMLI using single DC source	95
4.36	Current THD of 6LCMLI using single DC source	96
4.37	Line to line voltage of 7LCMLI	97
4.38	Voltage THD of 7LCMLI	97
4.39	Output current of 7LCMLI	97
4.40	Current THD of 7LCMLI	98
4.41	Line to line voltage of 7LCMLI using single DC source	99
4.42	Voltage THD of 7LCMLI using single DC source	99
4.43	Output current of 7LCMLI using single DC source	99
4.44	Current THD of 7LCMLI using single DC source	100
4.45	Comparison of voltage THD between CMLI of separate DC sources and single DC	101

4.46	Performance of output voltage of CMLI using separate and single DC sources	101
4.47	Comparison of current THD between CMLI of separate DC sources and single DC source	102
4.48	Performance of output current for different level of CMLI using separate DC sources and single DC source	103
4.49	Block presentation of experimental setup for the proposed three phase CMLI	104
4.50	Experimental setup for the proposed three phase CMLIs	104
4.51	Line to line voltage of 2-level VSI	106
4.52	Voltage THD of 2-level VSI	106
4.53	Output current of 2-level VSI	106
4.54	Current THD of 2-level VSI	107
4.55	Line to line voltage of 3LCMLI	108
4.56	Voltage THD of 3LCMLI	108
4.57	Output current of 3LCMLI	108
4.58	Current THD of 3LCMLI	109
4.59	Line to line voltage of 3LCMLI using single DC source	110
4.60	Voltage THD of 3LCMLI using single DC source	110
4.61	Output current of 3LCMLI using single DC source	111
4.62	Current THD of 3LCMLI using single DC source	111
4.63	Line to line voltage of 4LCMLI	112
4.64	Voltage THD of 4LCMLI	112
4.65	Output current of 4LCMLI	113
4.66	Current THD of 4LCMLI	113
4.67	Line to line voltage of 4LCMLI using single DC source	114
4.68	Voltage THD of 4LCMLI using single DC source	114



4.69	Output current of 4LCMLI using single DC source	115
4.70	Current THD of 4LCMLI using single DC source	115
4.71	Line to line voltage of 5LCMLI	116
4.72	Voltage THD of 5LCMLI	116
4.73	Output current of 5LCMLI	117
4.74	Current THD of 5LCMLI	117
4.75	Line to line voltage of 5LCMLI using single DC source	118
4.76	Voltage THD of 5LCMLI using single DC source	119
4.77	Output current of 5LCMLI using single DC source	119
4.78	Current THD of 5LCMLI using single DC source	119
4.79	Line to line voltage of 6LCMLI	120
4.80	Voltage THD of 6LCMLI	121
4.81	Output current of 6LCMLI	121
4.82	Current THD of 6LCMLI	121
4.83	Line to line voltage of 6LCMLI using single DC source	122
4.84	Voltage THD of 6LCMLI using single DC source	123
4.85	Output current of 6LCMLI using single DC source	123
4.86	Current THD of 6LCMLI using single DC source	123
4.87	Line to line voltage of 7LCMLI	124
4.88	Voltage THD of 7LCMLI	125
4.89	Output current of 7LCMLI	125
4.90	Current THD of 7LCMLI	125
4.91	Line to line voltage of 7LCMLI using single DC source	127
4.92	Voltage THD of 7LCMLI using single DC source	127
4.93	Output current of 7LCMLI using single DC source	127

4.94	Current THD of 7LCMLI using single DC source	128
4.95	Performance of voltage THD between CMLI of separate DC sources and single DC	129
4.96	Performance of output voltage compared to supply voltage	129
4.97	Performance of current THD between CMLI separate DC sources and single DC source	130
4.98	Verification of simulated current THD by experiments	132
4.99	Verification of simulated voltage THD by experiments	132
4.100	Verification of simulated current by experiments	133
4.101	Verification of simulated voltage by experiments	133
A1	Mathematical model based on conventional 2-level SVPWM	147
A2	Mathematical model based on multilevel SVPWM	147
B1	Generation of IGBI gate signal based on 2-level SVPWM	147
B2	Generation of IGBI gate signal based on 7-level SVPWM	148
B3	Triangle determination Subsystem of SVPWM	148
B4	Switching state selector subsystem	148
B5	Switching states of sector 1 subsystem	149
B6	Conventional 2-level inverter	150
B7	Proposed 7-level CHBI	151
C1	Generation of IGBT gate signal based on 7-level SVPWM	152
C2	SVPWM code generation with the interface of MATLAB/SIMULINK and code composer studio	152
D1	DSP control board	153
D2	IGBT gate driver module	154
D3	7-level CHBI	154

D4	DC link	155
D5	Three phase induction motor	155
D6	7-level output voltage	156

## LIST OF TABLES

<b>TABLE</b>	<b>TITLE</b>	<b>PAGE</b>
3.1	The switching sequence for 3LCMLI	39
3.2	Proposed four switching states of each triangle from Fig. 3.10	43
3.3	The switching sequence of 4LCMLI	47
3.4	Proposed four switching states of each triangle from Fig.3.15	51
3.5	The switching sequence of 5LCMLI	53
3.6	Proposed four switching states of every triangle from Fig.3.19	57
3.7	The switching sequence of three phase 6LCMLI	61
3.8	Proposed four switching states of each triangle from Fig.3.23	65
3.9	The switching sequence of 7LCMLI	69
3.10	Proposed four switching states of each triangle from Fig.3.27	75
3.11	The summary of the three phase CMLI and SVPWM	78
4.1	Specification of the components used in experiment	105
4.2	Simulated performance summary of the proposed three phase CMLI	134
4.3	Experimental performance summary of the proposed three phase CMLI	135

## LIST OF PRINCIPAL NOTATION

Symbol	Description
$m$	- number of level
$V_a, V_b, V_c$	- three phase reference signals
$V_{ab}, V_{bc}, V_{ca}$	- Three phase line to line voltages
$V_\alpha, V_\beta$	- $\alpha$ and $\beta$ -axis voltages of Clark transformation
$V_d, V_q$	- d and q-axis voltages of park transformation
$S$	- Number of sector
$V_{dc}$	- DC supply voltage
$\theta$	- Angle of each sector
$\gamma$	- Angle between x-axis and rotating reference vector
$V^*$	- Rotating reference vector
$\nabla$	- Number of triangle

## LIST OF ABBREVIATIONS

Name	Description
DC	- Direct Current
PWM	- Pulse width modulation
SPWM	- Sine pulse width modulation
THIPWM	- Third harmonic injection pulse width modulation
SVPWM	- Space vector pulse width modulation
2LSVPWM	- 2-level space vector pulse width modulation
2LSPWM	- 2-level sine pulse width modulation
3LSVPWM	- 3-level space vector pulse width modulation
3LSPWM	- 3-level sine pulse width modulation
4LSVPWM	- 4-level space vector pulse width modulation
5LSVPWM	- 5-level space vector pulse width modulation
6LSVPWM	- 6-level space vector pulse width modulation
7LSVPWM	- 7-level space vector pulse width modulation
CMLI	- Cascaded multilevel inverter
CMLIs	- Cascaded multilevel inverters
TPCMLI	- Three phase cascaded multilevel inverter
TPCMLIs	- Three phase cascaded multilevel inverters
DCLI	- Diode clamped inverter
CCLI	- Capacitor clamped inverter
CHBI	- Cascaded h-bridge inverter
5LDCLI	- 5-level diode clamped inverter

3LCCLI	-	3-level capacitor clamped inverter
3LCMLI	-	3-level cascaded multilevel inverters
4LCMLI	-	4-level cascaded multilevel inverters
5LCMLI	-	5-level cascaded multilevel inverters
6LCMLI	-	6-level cascaded multilevel inverters
7LCMLI	-	7-level cascaded multilevel inverters
THD	-	Total harmonic distortion
MPWM	-	Modified Pulse Width Modulation
RPWM	-	Random Pulse Width Modulation
SHEPWM	-	Selective Harmonic Elimination Pulse Width Modulation
IGBT	-	insulated gate bipolar transistor
MI	-	Modulation index

## LIST OF APPENDICES

APPENDICES	TITLE	PAGE
<b>A</b>	Mathematical model of svpwm	149
<b>B</b>	Simulink model in simulation	149
<b>C</b>	Simulink model in experiment	154
<b>D</b>	Hardware components	155
<b>E</b>	Hardware datasheet	158