



Faculty of Manufacturing Engineering

**MOLD FILLING PARAMETERS IN RESIN TRANSFER
MOLDING FOR FLIP CHIP SEMICONDUCTOR PACKAGES**

Lim Ming Siong

**Master of Manufacturing Engineering
(Manufacturing System Engineering)**

2017

**MOLD FILLING PARAMETERS IN RESIN TRANSFER
MOLDING FOR FLIP CHIP SEMICONDUCTOR PACKAGES**

LIM MING SIONG

**A thesis submitted
in fulfillment of the requirements for the degree of Master of
Manufacturing Engineering (Manufacturing System Engineering)**

Faculty of Manufacturing Engineering

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2017

BORANG PENGESAHAN STATUS LAPORAN PROJEK SARJANA

TAJUK: Mold Filling Parameters In Resin Transfer Molding For Flip Chip Semiconductor Packages


SESI PENGAJIAN: 2016/2017

Saya LIM MING SIONG


mengaku membenarkan Laporan Projek Sarjana ini disimpan di Perpustakaan Universiti Teknikal Malaysia Melaka (UTeM) dengan syarat-syarat kegunaan seperti berikut:

1. Laporan Projek Sarjana adalah hak milik Universiti Teknikal Malaysia Melaka dan penulis.
2. Perpustakaan Universiti Teknikal Malaysia Melaka dibenarkan membuat salinan untuk tujuan pengajian sahaja dengan izin penulis.
3. Perpustakaan dibenarkan membuat salinan laporan Projek Sarjana ini sebagai bahan pertukaran antara institusi pengajian tinggi.
4. **Sila tandakan (✓)

- SULIT (Mengandungi maklumat yang berdarjah keselamatan atau kepentingan Malaysia sebagaimana yang termaktub dalam AKTA RAHSIA RASMI 1972)
- TERHAD (Mengandungi maklumat TERHAD yang telah ditentukan oleh organisasi/badan di mana penyelidikan dijalankan)
- TIDAK TERHAD



Disahkan oleh:



Alamat Tetap:

No.12, Jalan PB1

Taman Puncak Bertam

75250 Melaka

Tarikh: 14/8/2017

Cop Rasmi:

ASSOCIATE PROFESSOR DR. NUR IZAN SYAHRINAH BINTI HUSSEINI
DEPUTY DIRECTOR
Life Long Learning Centre
Universiti Teknikal Malaysia Melaka
Hang Tuah Jaya
76100 Durian Tunggal, Melaka

Tarikh: 14/8/2017

** Jika Laporan Projek Sarjana ini SULIT atau TERHAD, sila lampirkan surat daripada pihak berkuasa/organisasi berkenaan dengan menyatakan sekali sebab dan tempoh laporan Projek Sarjana ini perlu dikelaskan sebagai SULIT atau TERHAD.

FAKULTI KEJURUTERAAN PEMBUATAN

Tel : +606 331 6429/6019 | Faks : +606 331 6431/6411

Ruj. Kami (Our Ref.) :
Ruj. Tuan (Your Ref.) :

29 Julai 2017

Pustakawan
Perpustakaan UTeM
Universiti Teknikal Malaysia Melaka
Hang Tuah Jaya,
76100 Durian Tunggal,
Melaka.

Tuan/Puan,


PENKELASAN LAPORAN PROJEK SARJANA SEBAGAI SULIT/TERHAD LAPORAN PROJEK SARJANA KEJURUTERAAN PEMBUATAN (KEJURUTERAAN SISTEM PEMBUATAN): LIM MING SIONG

Sukacita dimaklumkan bahawa Laporan Projek Sarjana yang tersebut di atas bertajuk "**Mold Filling Parameters In Resin Transfer Molding For Flip Chip Semiconductor Packages**" mohon dikelaskan sebagai *SULIT / TERHAD untuk tempoh LIMA (5) tahun dari tarikh surat ini.

2. Hal ini adalah kerana IANYA MERUPAKAN PROJEK YANG DITAJA OLEH SYARIKAT LUAR DAN HASIL KAJIANNYA ADALAH SULIT.

Sekian dimaklumkan. Terima kasih.

Yang benar,



Tandatangan dan Cop Penyelia

ASSOCIATE PROFESSOR DR. NUR IZAN SYAHRIAH BINTI HUSSEIN
DEPUTY DIRECTOR
Life Long Learning Centre
Universiti Teknikal Malaysia Melaka
Hang Tuah Jaya
76100 Durian Tunggal, Melaka


NOTA: BORANG INI HANYA DIISI JIKA DIKLASIFIKASIKAN SEBAGAI SULIT DAN TERHAD. JIKA LAPORAN DIKELASKAN SEBAGAI TIDAK TERHAD, MAKA BORANG INI TIDAK PERLU DISERTAKAN DALAM LAPORAN SARJANA.

KOMPETENSI TERAS KEGEMILANGAN



DECLARATION

I declare that this thesis entitle "Mold Filling Parameters in Resin Transfer Molding for Flip Chip Semiconductor Packages" is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature : 
Name : LIM MING SIONG
Date : 14/8/2017

APPROVAL

I hereby declare that I have read this dissertation/report and in my opinion this dissertation/report is sufficient in terms of scope and quality as a partial fulfillment of Master of Manufacturing Engineering (Manufacturing System Engineering).

Signature : Fauziah
Supervisor Name : _____
Date : 14/8/2017

ASSOCIATE PROFESSOR DR. NUR IZAN SYAHRIAH BINTI HUSSEIN
DEPUTY DIRECTOR
Life Long Learning Centre
Universiti Teknikal Malaysia Melaka
Hang Tuah Jaya
76100 Durian Tunggal, Melaka

DEDICATION

To my beloved parents, wife and two lovely kids.

ABSTRACT

Flip chip technology is always been the preferred option for semiconductor packaging technology due to its advantages in both material and manufacturing cost compare to wire bonding interconnect technology. Inversely, flip chip technology with chip flipped and attached to substrate provides a gap in between chip and substrate which cause resistances for molding compound to fill in. The incomplete filling allows air and moisture to be trapped into the gap and subsequently cause product functional failure when it is subject to reliability stress. Alternative approach which can be applied to counter this challenge is the application of capillary underfill (CUF). However, this approach applied higher manufacturing cost due to additional material and process needed. A conventional transfer molding process which offer less cost and processes is possible to counter this challenge. A detail understanding of the molding parameters is required to influence and improve the incomplete filling. An experiment designed using Design of Experiment (DOE) was carried out to evaluate the impact of the key parameters towards incomplete mold size. Key parameters which is temperature, transfer pressure and transfer time were selected as input factors of the DOE. Different chip sizes were covered in the DOE. Output response of the DOE was the incomplete mold size. A significance of each key parameter to the output response was studied. Transfer pressure appeared to be the most significant factor followed by the interaction between temperature and transfer pressure. A prediction model which consists of the significant input parameters was established and validated. The model was found to be fit to predict incomplete mold size within the input parameters range.

ABSTRAK

Teknologi flip chip lazimnya menjadi pilihan untuk pembungkusan semikonduktor kerana kelebihannya dalam penjimatan kos bahan dan pembuatan jika dihandingkan dengan teknologi sambungan wayar. Sebaliknya, terdapat satu jurang antara cip dengan substrat yang menjadi rintangan untuk pengisian compound mold bagi teknologi flip chip dengan cip diterbalikkan dan dilampirkan kepada substrat. Pengisian yang tidak lengkap membolehkan udara dan kelembapan terperangkap dalam jurang dan seterusnya menyebabkan produk gagal berfungsi apabila dikenakan tekanan. Salah satu penyelesaian alternatif ialah menggunakan kapilari underfill (CUF). Akan tetapi, kaedah ini menggunakan kos pembuatan yang tinggi disebabkan penambahan bahan dan proses. Kaedah konvensional dengan proses transfer molding yang menggunakan kos dan proses yang rendah boleh menangani masalah ini. Pemahaman yang terperinci atas parameter molding diperlukan untuk mempengaruhi dan membaiki pengisian yang tidak lengkap. Satu eksperimen yang direka dengan menggunakan Design of Experiment (DOE) digunakan untuk mengkaji impak parameter utama ke atas pengisian tidak lengkap. Parameter utama termasuk suhu, tekanan dan kelajuan dipilih sebagai factor input. Cip dengan size berlainan dirangkumi dalam DOE. Respon output adalah size pengisian yang tidak lengkap. Kepentingan parameter utama ke atas respon output dikaji. Tekanan adalah factor utama diikuti oleh interaksi antara suhu dan tekanan. Model dengan input yang ketara dijanakan dan disahkan. Didapati model sesuai untuk menjangkakan saiz pengisian tidak lengkap di dalam julat yang dihadkan.

ACKNOWLEDGEMENTS

Firstly, I would like to express my highest appreciation to my supervisor Associate Professor Dr. Nur Izan Syahriah Binti Hussein from the Faculty of Manufacturing Engineering, Universiti Teknikal Malaysia Melaka (UTeM) for her continuous supervision and encouragement towards the completion of this research.

I would also like to convey my gratitude to both my superiors, Mr. Gan Tek Keong and Mr. Loh Jan Sing from Infineon Technologies for their advice and suggestions. Special thanks to Infineon for providing technical support and material resources throughout this project.

My sincere acknowledgement goes to all my peers, colleagues, beloved wife, parents and siblings for their moral support and motivation in completing this research. Lastly, thank you to everyone who had been to the crucial parts of realization of this project.

TABLE OF CONTENTS

| | PAGE |
|---|-----------|
| DECLARAION | |
| APPROVAL | |
| DEDICATION | |
| ABSTRACT | i |
| ABSTRAK | ii |
| ACKNOWLEDGEMENTS | iii |
| TABLE OF CONTENTS | iv |
| LIST OF TABLES | vi |
| LIST OF FIGURES | vii |
| CHAPTER | |
| 1. INTRODUCTION | 1 |
| 1.1 Background of study | 1 |
| 1.2 Problem statement | 2 |
| 1.3 Objectives of study | 3 |
| 1.4 Scope of study | 3 |
| 1.5 Significance of study | 4 |
| 1.6 Project planning | 4 |
| 2. LITERATURE REVIEW | 5 |
| 2.1 Flip chip technology | 5 |
| 2.2 Encapsulation of flip chip packages | 5 |
| 2.3 Challenges for mold underfill flip chip | 8 |
| 2.4 Factors influencing incomplete mold | 10 |
| 2.4.1 Flip chip package construction | 11 |
| 2.4.2 Mold compound material properties | 12 |
| 2.4.3 Mold equipment and tools | 13 |
| 2.5 Mold parameters | 14 |
| 2.5.1 Transfer pressure | 14 |
| 2.5.2 Molding temperature | 16 |
| 2.5.3 Transfer time | 16 |
| 3. METHODOLOGY | 18 |
| 3.1 Research flow chart | 18 |
| 3.2 Design of experiment (DOE) | 20 |
| 3.2.1 Input factors | 20 |
| 3.2.2 Output response | 23 |
| 3.3 Preparation phase | 24 |
| 3.3.1 Sample preparation | 24 |
| 3.3.2 Tools and material readiness | 25 |
| 3.4 Experimental procedure | 26 |
| 3.5 Data analysis | 28 |
| 3.6 Validation phase | 29 |
| 3.6.1 Optimization of molding parameters | 30 |
| 3.6.2 Correlation within input parameters range | 30 |
| 3.6.3 Correlation beyond input parameters range | 31 |

| | |
|---|-----------|
| 4. RESULTS AND DISCUSSION | 32 |
| 4.1 Data Collection | 32 |
| 4.1.1 Observation | 32 |
| 4.1.2 Data Processing Method | 35 |
| 4.1.3 Raw Data Tabulation | 38 |
| 4.2 Data Analysis | 41 |
| 4.2.1 Correlation Analysis | 42 |
| 4.2.2 Correlation Result Discussions | 46 |
| 4.3 Prediction Model | 48 |
| 4.3.1 Prediction Model Generation | 49 |
| 4.3.2 Prediction Model Discussions | 50 |
| 4.4 Prediction Model Validation | |
| 4.4.1 Optimization of Molding Parameters | 52 |
| 4.4.2 Optimization of Parameters Result Discussions | 56 |
| 4.4.3 Correlation within Input Parameters Range | 57 |
| 4.4.4 Correlation within Input Parameters Range Result Discussions | 60 |
| 4.4.5 Correlation Beyond Input Parameters Range | 61 |
| 4.4.6 Correlation Beyond Input Parameters Range Result Discussions | 64 |
| 5. CONCLUSION AND RECOMMENDATIONS | 70 |
| 5.1 Conclusion | 70 |
| 5.2 Recommendations | 72 |
| REFERENCES | 74 |
| APPENDIX | 78 |

LIST OF TABLES

| TABLE | TITLE | PAGE |
|--------------|---|-------------|
| 3.1 | Input factors and output responses for DOE | 20 |
| 3.2 | Recommended operating range of mold compound | 20 |
| 3.3 | Input factors of the full DOE matrix | 22 |
| 3.4 | Output response of the full DOE matrix | 23 |
| 3.5 | Mold compound properties | 25 |
| 3.6 | Mold compound properties control method | 25 |
| 3.7 | Material and tools for experiment | 26 |
| 3.8 | Tools for data collection and analysis | 28 |
| 4.1 | Raw data of incomplete mold size | 38 |
| 4.2 | Average incomplete mold size for each DOE legs | 41 |
| 4.3 | Incomplete mold size for optimized parameters to minimize output response | 43 |
| 4.4 | Incomplete mold size for optimized parameters to maximize output response | 55 |
| 4.5 | Experimental output response for centre point input parameters | 59 |
| 4.6 | Comparison between predicted and experimented value | 63 |

LIST OF FIGURES

| FIGURE | TITLE | PAGE |
|--------|---|------|
| 1.1 | Gantt chart of research project | 37 |
| 1.2 | K chart of research project | 38 |
| 2.1 | Comparison between flip chip and wire bond package | 5 |
| 2.2 | Comparison between capillary/no flow underfill or mold underfill | 6 |
| 2.3 | Viscosity change with time/ temperature | 17 |
| 3.1 | Flow chart of project activity | 19 |
| 3.2 | Dimension of package construction for sample material | 21 |
| 3.3 | Incomplete mold data collection flow | 29 |
| 4.1 | Bottom view of incomplete mold | 33 |
| 4.2 | Incomplete mold location in leadframe form | 33 |
| 4.3 | Image after processed through ImageJ software | 35 |
| 4.4 | Percentage of area computed through ImageJ software | 36 |
| 4.5 | Normal distribution of incomplete mold size | 39 |
| 4.6 | Box plot of incomplete mold size between big and small chip | 40 |
| 4.7 | t-test to compare incomplete mold size between big and small chip | 40 |
| 4.8 | Pareto chart of effects on incomplete mold size | 42 |
| 4.9 | Normal plot of effects on incomplete mold size | 43 |
| 4.10 | Main effects plot for each molding parameter | 44 |
| 4.11 | Interaction plot between each molding parameter | 44 |

| | | |
|------|--|----|
| 4.12 | Contour plot for two molding process parameters | 46 |
| 4.13 | Prediction model base on DOE result | 49 |
| 4.14 | Optimization plot to minimize incomplete mold size | 53 |
| 4.15 | One sample t-test on optimized parameters to minimize output response | 54 |
| 4.16 | Optimization plot to maximize incomplete mold size | 55 |
| 4.17 | One sample t-test on optimized parameters to maximize output response | 56 |
| 4.18 | Predicted output response for centre point input parameters | 58 |
| 4.19 | One sample t-test for centre point parameters | 59 |
| 4.20 | Interaction plot of incomplete mold size between prediction and experiment | 60 |
| 4.21 | Predicted value for different input parameters | 62 |
| 4.22 | Regression analysis between predicted and experimented value | 64 |
| 4.23 | Optimized regression analysis | 66 |
| 4.24 | Cross section on poor wetting of mold compound | 68 |

CHAPTER 1

INTRODUCTION

1.1 Background of Study

Flip chip technology is always been the preferred option for semiconductor packaging technology due to its advantages in both material and manufacturing cost compare to wire bonding interconnect technology. Inversely, flip chip technology with chip flipped and attached to substrate provides a gap in between die and substrate which cause resistances for molding compound to fill in. The incomplete filling allows air and moisture to be trapped into the gap and subsequently cause product functional failure when it is subject to reliability stress. A conventional transfer molding process which offer less cost and processes is possible to counter this challenge.

Encapsulation or molding is a core process in semiconductor chip manufacturing. The main role of molding process is to encapsulate and protect the active area which include the chip, interconnects and leadframe from external damaging factors such as moisture and mechanical stress. Mold compound is used to encapsulate active region during molding process. Although several researches had been carried out to investigate the molding parameter factors causing incomplete mold filling, the experimental verification particularly on the flip chip package had not been demonstrated. This project is to investigate the influence of molding parameters on incomplete filling through experiment.

1.2 Problem Statement

Along with the growth of flip chip technology, mold filling under the flip chip is a concern topic that frequently being raised and discussed nowadays. Incomplete filling is the one of the common manufacturing defects for flip chip. Due to the package design construction with active chip circuitry surface facing narrow gap between the chip and bottom, the incomplete fill defects is even much critical. Several quality and reliability risks such as delamination, package cracking (pop-corning) and electro-migration potentially caused by incomplete mold or void (Ardebili & Pecht, 2009). Apart of the reliability concern, the incomplete filling also elevated the risk at solder joint (Braun et al., 2006).

The active region, between chip's surfaces to the bottom package surface, is the most difficult area for mold compound to fill in. The arrangement of the solder joints coupled with narrow clearance resist the large fillers that present in mold compound to fill in. On top of that, the viscosity of the epoxy resin increases when subject to high temperature. This causes poor mold compound wetting and adhesion to the surface in the active region. Furthermore, the development of flip chip packages towards continuous increment of solder joint quantity and pad arrangement complexity. This uneven solder joint and pad distribution allow air to be trapped in the active region during mold flow. Additional pressure and optimum mold compound rheology is needed to ensure air is removed in the active region (Khor et al., 2014).

On top of the difficulty to detect through optical inspection, x-ray or scanning acoustic microscopy (SAM), such defects also not able to be screened out effectively through tighten test limit during production. A very stringent and thorough reliability test which include temperature humidity bias (THB), autoclave (AC), temperature cycle (TC), high temperature operating life (HTOL) tests are required as captured in AEC-Q100 rev H

to assess the risk of such molding defects (Automotive Electronics Council, 2014). Therefore, thorough and detail parameter characterization is needed at the very beginning phase of the product introduction.

1.3 Objectives of the Study

The main objectives of this research:

- i) To study the correlation of temperature, transfer pressure and transfer time towards incomplete mold fill
- ii) To develop the correlation model based on experiment
- iii) To validate the correlation model based on experimental data

1.4 Scope of the Study

This research project focused on the factors that influence incomplete mold on flip chip package. Three molding parameters namely temperature, transfer pressure and transfer time were selected to be evaluated. Package design construction, mold compound material and molding equipment were set to be constant in this evaluation.

Before molding process, samples were built using standard manufacturing process flow to reflect the actual production product performance. On top of that, samples also built using production process parameter and equipment to reduce the variation.

The correlations between each parameter to incomplete mold were analyzed. Statistical tool was selectively applied to compare the dominancy effect of each mold parameter. The significance influence of each and combination of mold parameters towards incomplete mold were determined.

A prediction model was generated base on the experiment results. The model was then validated using the optimized parameters, within and beyond the input parameters

range. Recommendation of mold parameters was outlined for incomplete mold control. Other contributing factors and responses that indirectly impact on the incomplete mold were discussed. Further study on the effects mold parameter are proposed at the end of the research.

1.5 Significance of the Study

With this research project, field of knowledge on mold parameter towards incomplete mold for flip chip is enhanced. This knowledge is essential and able to serve a fundamental for flip chip mold process window definition. This correlation enables robust and stable process control in manufacturing line. The optimization of the prediction model is the key enabler for continuous improvement to reduce incomplete mold defect in manufacturing line. Moreover, the knowledge also able to provide basic recommendation, guidance or design rule for molded flip chip package development. The corresponding incomplete mold size can be predicted at the design stage. This will eventually avoid unnecessary engineering resources on re-qualification effort and root cause analysis activities.

1.6 Project Planning

The research project activities and timeline are illustrated in Gantt chart in Figure 1.1. The scope, methodology and results are presented in the K-chart in Figure 1.2.

CHAPTER 2

LITERATURE REVIEW

2.1 Flip Chip Technology

Flip chip technology is widely used in the assembly of high performance devices and it can offer excellent advantages such as highest input-output density, enhanced electrical performance and better thermal characteristics (Kao et al., 2004). Figure 2.1 shows the comparison between conventional wire bond packages with flip chip packages.



Figure 2.1: Comparison between flip chip and wire bond package

2.2 Encapsulation of Flip Chip Packages

To encapsulate flip chip package, underfill is needed to fill up the gap under the chip. Much research on underfill has been done which indicate that encapsulation using underfill portrays outstanding package performance with several benefits. Among those, the most significant benefit is the capability of underfill to prolong the fatigue life of flip chip interconnects due to the Coefficient Thermal Expansion (CTE) mismatch between chip and bottom package surface. Without the underfill, the high CTE mismatch causes high stress on the flip chip interconnects especially during temperature cycle where the

interconnect extrusion occurs. On top of that, underfill protects the chip from external environment such as contaminants, humidity and moisture. Therefore, the reliability performances of flip chip packages are improved tremendously with the application of underfill.

The literature on Kao et al. (2004), Chen (2008) and Joshi et al. (2010) show a variety of approaches including capillary underfill (CUF) and mold underfill (MUF) to encapsulate the flip chip packages. Figure 2.2 shows the differences between the two most common types of encapsulation method on one of the flip chip package.



Figure 2.2: Comparison between capillary / no flow underfill with mold underfill

Previous studies indicate that capillary underfill shows better preference in terms of encapsulation method selection. This is because the properties of the capillary underfill material can be customized to the specific function such as narrow gap filling. 30-50um flip chip interconnect standoff height is the typical filling capability for capillary underfill which is much more superior as compare to the normal mold compound, 45-60um (Joshi et al. 2010). For capillary underfill approach, the underfill is dispensed to the periphery of flip chip with designed dispensing pattern and followed by capillary flows under the chip to fill the gaps between flip chip interconnects. Alternatively, underfill can be dispensed on the substrate prior the chip placed at the centre of the underfill and squeeze the underfill to fill up the gap. This approach is described in detail and named as no flow underfill (Wan et al. 2007). Although both approaches show excellence result in flip chip packaging, additional underfill material type instead of conventional mold compound is required. This

also leads to additional process and equipment needed for flip chip packaging. Furthermore, the compatibility of the underfill material with the mold compound material is another technical concern that needed to be addressed. This concern had been raised where the properties of underfill material needed to be optimized with the properties of the mold compound to prevent warpage which subsequently cause delamination (Zhang et al., 2005).

In the last few years there has been a growing interest in mold underfill encapsulation method. Unlike capillary underfill, mold underfill is using the mold compound, the encapsulation material, to fill up the flip chip interconnects area and at the same time encapsulate the entire package. With this, additional underfill material, process, equipment and manufacturing cycle time can be avoided. Several publications have appeared in recent years documenting the comparison between capillary underfill and mold underfill. The results obtained suggests that mold underfill flip chip ball grid array (FCBGA) significantly enhance stress performances to compare with enhanced heat sink FCBGA structure (Kao et al., 2004). It only has 0.10x-0.18x times bump shear stress. Mold underfill FCBGA structure has lower package warpage and the embedded heat sink is effective solution to reduce package warpage. For thermal simulation result, the passive heat sink is effectively to enhance thermal resistance about 38~45% and embedded heat sink mold underfill FCBGA structure shows better thermal performance than without embedded heat sink.

Similarly, it is also prefer to use mold underfill over capillary underfill due to mold underfill offers very promising packaging solution for mobile products such as lower material cost with higher process through put. This resulted the overall mold underfill assembly cost ~20% lower compare to capillary underfill (Joshi et al., 2010). Moreover, mold underfill also demonstrates an excellent reliability up to highly accelerated stress test

192 hours, temperature cycle 1000 cycle and high temperature storage 1000 hours (Joshi et al., 2010).

It has also found that mold underfill FCBGA provides superior solder bump protection and has a higher packaging reliability compared to the capillary FCBGA due to the fact that the molding compound possesses a low CTE and a high modulus (Chen, 2008). According to the simulation results, the maximum stress of the solder bumps, chip and packaging coplanarity of the novel mold underfill FCBGA are a significant improvement in comparison with the capillary underfill FCBGA. However, Chen commented the mold underfill material is more expensive than capillary underfill material which is contradicted to Joshi observation.

2.3 Challenges for Mold Underfill Flip Chip

For several years great effort has been devoted to the study of the challenges in semiconductor molding process. The major challenges on molding for multi-chip module (MCM) is wire sweep failure (Chang & Lee, 2015). With flip chip technology replace wire bond technology, these challenge is overcome. However, flip chip invites other encapsulation challenges. The common challenges are warpage, stress and incomplete mold which are highlighted by several researchers.

Due to the construction of flip chip package, warpage become a major manufacturing concern. Warpage is further elevated for pre-mold coreless substrate based on package where the possible solution is through low CTE with high modulus mold compound (Tang et al., 2014). Molded flip chip BGA (type C-F) structure has lower package warpage than EHS-FCBGA due to mold compound material properties, the higher

Young's modulus can offer enough stiffness to restrain the package warpage (Kao et al., 2004). The recent study, it is concluded that suppressing the thermal expansion of EMC by lowering CTE and raising Tg are effective to reduce package warpage fluctuation during reflow process (Tsuji et al., 2016). In another research, DSC measurement result shows the material cures faster at higher temperature. The molded underfill material can be cured in shorter time. From TMA results showed that as the filler content is increased, the CTE is decreased. As the filler particle size is decreased, the CTE is also decreased. So the CTE of molded underfill material is lower than capillary flow underfill and molding compound materials. Therefore, the CTE mismatch is lower to the substrate. The higher temperature would decrease the modulus of the material. The higher weight loss during curing process would increase the possibility of outgassing which creates the reliability concerns (Liu et al., 2001).

Aside from warpage, stress generated from flip chip technology is also another inherent design weakness for flip chip. This weakness leads to potential reliability failure when flip chip package subject to reliability stress. Previous research share the findings regarding reliability failure where corner cracks were observed on exposed chip mold underfill package after temperature cycle B even using different mold compound type (Kooi et al. 2004). The problem was mitigated through different package construction design. Alternatively, it is also claimed that specific optimized mold compound and underfill materials properties were developed for a flip-chip SIP land array package to counter the failure of pre-conditioning test (Zhang et al., 2005). This conclusion is supported by the findings of mold cap crack after temperature cycling on flip chip packages which is correlated with the mold compound properties (Braun et al., 2006).