



**Faculty of Electronic and Computer Engineering**

**MINIATURIZED ON-BOARD AND ON-CHIP ANTENNA DESIGN  
FOR INTEGRATED RF ENERGY HARVESTING SYSTEM**

**Alphonsos A Masius**

**Master of Science in Electronic Engineering**

**2019**

**MINIATURIZED ON-BOARD AND ON-CHIP ANTENNA DESIGN  
FOR INTEGRATED RF ENERGY HARVESTING SYSTEM**

**ALPHONSOS A MASIUS**

**A thesis submitted  
in fulfillment of the requirements for the degree of Master of Science  
in Electronic Engineering**

**Faculty of Electronic and Computer Engineering**

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

**2019**

## DECLARATION

I declare that this thesis entitled “Miniaturized On-board and On-chip Antenna Design for Integrated RF Energy Harvesting System” is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature : .....

Name : .....

Date : .....

## APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electronic Engineering.

Signature : .....

Supervisor Name : .....

Date : .....

## **DEDICATION**

To all those that have been in my life during the completion of this thesis, this one's for  
you

## ABSTRACT

Radio Frequency (RF) energy harvesting refers to the concept of harvesting and recycling the RF energy in the surroundings that is widely broadcasted by many wireless systems. It is a promising technique that can be used to replace batteries or prolong their lifespan. Nowadays, mobility and low power consumption has led to small electronic circuitry, thus RF Energy Harvesting System (RFEHS) is desired to be miniature so that it can be integrated with other small systems as well. However, this will be a challenge as antenna is often the largest single component in the system. Furthermore, there are emerging demands on building RFEHS on a single silicon chip known as System on Chip (SoC) using Complementary Metal-Oxide-Semiconductor (CMOS) technology, but there is currently no extensive research that has been published regarding CMOS antenna design for lower sub 10-GHz frequency. Hence, this work presents the study on miniature antenna for RFEHS which is further divided into on-board design and on-chip design to consider both Printed Circuit Board (PCB) and CMOS technologies. In the on-board design, a high gain and miniature size are the main objectives, and the design process is conducted through mathematical approximation, followed by modelling and simulations in Computer Simulation Technology (CST) and verification through antenna's fabrication and measurement. As a result, two on-board topologies have been evaluated which are the staircase shaped Co-Planar Waveguide (CPW) monopole antenna and Dielectric Resonator Antenna (DRA). The staircase shaped CPW monopole antenna is shown to have up to 32.19% improvement in term of received power compared to previous work. To assess the improvement of DRA against previous work, a way to find the Figure of Merit (FOM) is identified and it is found that the DRA have up to 90% higher FOM than others. The FOM takes into account the gain and volume to emphasize high gain and miniature size. Meanwhile, the on-chip design is based on 0.13  $\mu\text{m}$  and 0.18  $\mu\text{m}$  CMOS process technologies and two antenna topologies have been evaluated which are the spiral-slot design and spiral design. Studies involving the thicknesses of metals and substrate in CMOS technology have been performed and the results show that thicker metal and substrate contribute to an improved gain and bandwidth. The rate of bandwidth increment has a mean of 0.65 GHz per 8.25  $\mu\text{m}$  increment of substrate thickness, while gain improvement is up to 18.45%. This work has also proposed a technique to transfer antenna design between different CMOS process technologies without having major effect on its gain and bandwidth through manipulation on the ground planes. The work has been fabricated considering the required standard thickness of the CMOS technology defined by the selected foundry. The on-chip antenna proposed has an area of less than 4  $\text{mm}^2$  and thickness of less than 1 mm. Overall, miniature antenna design has been presented for on-chip and on-board topologies for RFEHS. It is hopeful that the contribution from this work can be used to achieve further advancement in miniature and integrated antenna and RFEHS development, thus providing a solution for energy issue.

## ABSTRAK

*Penuaian tenaga Frekuensi Radio (RF) merujuk kepada konsep penuaian tenaga RF daripada persekitaran yang disiarkan secara meluas oleh sistem tanpa wayar. Ia adalah teknik yang menjanjikan dan boleh digunakan untuk menggantikan bateri atau memanjangkan jangka hayatnya. Pada masa kini, mobiliti dan penggunaan kuasa rendah telah membawa kepada litar elektronik bersaiz kecil, oleh itu Sistem Penuaian Tenaga RF (RFEHS) dikehendaki menjadi kecil supaya ia boleh diintegrasikan dengan sistem kecil lain juga. Namun, ini akan menjadi cabaran kerana antena sering merupakan komponen tunggal terbesar dalam sistem. Tambahan pula, terdapat permintaan dalam membina RFEHS pada satu cip silikon yang dikenali sebagai Sistem pada Cip (SoC) dengan menggunakan teknologi Semikonduktor-Oksida-Logam Pelengkap (CMOS), tetapi pada masa ini tidak ada penyelidikan luas yang telah diterbitkan mengenai reka bentuk antena CMOS untuk sub frekuensi 10-GHz. Oleh itu, kerja ini membentangkan kajian mengenai antena miniatur untuk RFEHS yang selanjutnya dibahagikan kepada reka bentuk pada-papan dan reka bentuk pada-cip untuk mempertimbangkan kedua-dua Papan Litar Bercetak (PCB) dan teknologi CMOS. Dalam reka bentuk pada-papan, gandaan yang tinggi dan saiz kecil adalah matlamat utama, dan proses reka bentuk dijalankan melalui perkiraan matematik, diikuti dengan pemodelan dan simulasi menggunakan Teknologi Simulasi Komputer (CST) dan pengesahan melalui fabrikasi dan pengukuran antena. Hasilnya, dua topologi pada-papan telah dinilai yang merupakan monopole antena berbentuk tangga Co-Planar Panduan-gelombang (CPW) dan Antena Resonator Dielektrik (DRA). Monopole antenna berbentuk tangga CPW menunjukkan peningkatan sehingga 32.19% dari segi penerimaan tenaga berbanding kerja sebelumnya. Untuk menilai DRA berbanding kerja sebelumnya, satu cara untuk mencari Angka Merit (FOM) dikenalpasti dan didapati bahawa DRA mempunyai FOM yang 90% lebih tinggi berbanding yang lain. FOM mengambil kira gandaan dan saiz untuk menekankan gandaan tinggi dan saiz kecil. Sementara itu, reka bentuk pada-cip adalah berdasarkan pada teknologi proses CMOS 0.13  $\mu\text{m}$  dan 0.18  $\mu\text{m}$  dan dua topologi antena telah dinilai iaitu reka bentuk lingkaran-berlubang dan reka bentuk lingkaran. Pengajian yang melibatkan ketebalan logam dan substrat dalam teknologi CMOS telah dilakukan dan hasilnya menunjukkan bahawa logam dan substrat tebal menyumbang kepada peningkatan gandaan dan lebar jalur. Kadar kenaikan lebar jalur mempunyai purata 0.65 GHz bagi setiap pertambahan ketebalan substrat sebanyak 8.25  $\mu\text{m}$ , sementara kenaikan gandaan adalah sehingga 18.45%. Kerja ini juga telah mencadangkan teknik untuk memindahkan reka bentuk antena antara teknologi proses CMOS yang berbeza tanpa memberi kesan besar ke atas gandaan dan lebar jalurnya melalui manipulasi dataran tanah. Antena CMOS telah difabrikasi menurut piawai yang ditetapkan oleh kilang terpilih. Antena CMOS yang dicadangkan mempunyai keluasan kurang daripada 4 mm<sup>2</sup> dan ketebalan kurang dari 1 mm. Secara keseluruhannya, reka bentuk antena miniatur telah dibentangkan untuk topologi pada-cip dan pada-papan bagi RFEHS. Diharapkan sumbangan dari kerja ini dapat digunakan untuk mencapai kemajuan selanjutnya dalam pembangunan sistem antena kecil dan terintegrasi serta pembangunan RFEHS, dengan itu menyediakan penyelesaian untuk masalah tenaga.*

## ACKNOWLEDGEMENTS

In the name of Allah, the most Merciful, the most Gracious. All praise is due to Allah, may blessings and peace be upon the Messenger of Allah, and upon his family, his companions, and those who follow him. As for what follows:

It is to my utmost gratitude to take this opportunity to thank everyone that has been helping me and contribute to the completion of this thesis. Special thanks go to my supervisor, Associate Professor Dr. Wong Yan Chiew for her guidance, patience, advices, ideas and encouragements throughout this study.

My gratitude also extends to all staff and fellow students of the Faculty of Electronic Engineering and Computer Engineering for their assistance and readiness to share their knowledge and skills to help me in completing this study. Not forgotten, my appreciation also goes to the Ministry of Energy, Science, Technology, Environment and Climate Change (MESTECC, formerly known as MOSTI) for the financial support and opportunity granted through Science Fund.

To my parents, Masius Julit and Sainah binti Rimpun; there are no words to express how grateful I am for your endless support, patience and understanding for my decision to further my study and all the burden that comes with it, and this also goes to my brothers and sister; Rozer, Roland and Celestina. It is from the deepest of my heart that I hope for the gift of Hidayah to reach to all of you by Allah's will. To my beloved friend, Mohamad Khairul bin Mohd Kamel which has been in the same ship in the journey for Master of Science, and his family; thank you for your companionship, patience and love. Let it be known, that all of you that has been mentioned in this paragraph are very dear to me; and life, especially this journey, has been much more meaningful and enjoyable because of you.

Finally, to any and all individuals involved in this project which names were not mentioned, along with all mentioned above; without all of you, this thesis will not be possible.

Thank you.



## TABLE OF CONTENTS

	<b>PAGE</b>
<b>DECLARATION</b>	
<b>APPROVAL</b>	
<b>DEDICATION</b>	
<b>ABSTRACT</b>	<b>i</b>
<b>ABSTRAK</b>	<b>ii</b>
<b>ACKNOWLEDGEMENTS</b>	<b>iii</b>
<b>TABLE OF CONTENTS</b>	<b>iv</b>
<b>LIST OF TABLES</b>	<b>vi</b>
<b>LIST OF FIGURES</b>	<b>vii</b>
<b>LIST OF ABBREVIATIONS</b>	<b>xiv</b>
<b>LIST OF PUBLICATIONS</b>	<b>xvi</b>
<b>CHAPTER</b>	
<b>1. INTRODUCTION</b>	<b>1</b>
1.1 Motivation for an RF energy harvesting system	1
1.2 Problem statement	4
1.3 Research objectives	5
1.4 Scope of research	6
1.5 Contributions	8
1.6 Organization of thesis	10
<b>2. LITERATURE REVIEW</b>	<b>11</b>
2.1 Introduction	11
2.2 Origins of the idea of RF energy harvesting	11
2.3 Review on antenna design considerations	12
2.3.1 Conventional antenna and trade-off between antenna's gain and size	13
2.3.2 Non-conventional antenna design in RF energy harvesting	20
2.3.2.1 Transparent antenna	21
2.3.2.2 Inkjet-printed antenna	22
2.3.2.3 Dielectric resonator antenna	23
2.3.3 Frequency for RF energy harvesting	27
2.4 Antenna fundamentals	28
2.5 Antenna design using CMOS technology	33
2.5.1 CMOS antenna measurement	34
2.5.2 Design Rule Check (DRC) for antenna design in standard CMOS technology	36
2.5.3 Gain of CMOS based antenna	37
2.6 Overview of RF energy harvesting system	38
2.6.1 Bandwidth of the system	39
2.6.2 Application of RF energy harvesting system	41
2.7 Summary	42

<b>3.</b>	<b>DESIGN OF ON-BOARD ANTENNA BASED ON CPW AND DRA TOPOLOGY</b>	<b>45</b>
3.1	Introduction	45
3.2	Staircase shaped Co-Planar Waveguide (CPW) monopole antenna with modified ground plane	46
3.2.1	Design methodology of CPW monopole antenna	46
3.2.2	Results and discussion of CPW monopole antenna design	49
3.2.3	Approximation of received power using Friis transmission equation	53
3.3	Miniature slot-fed rectangular dielectric resonator antenna (DRA)	55
3.3.1	Design methodology of slot-fed DRA	56
3.3.2	Parametric study on DRA parameters	59
3.3.3	DRA fabrication and measurement setup	64
3.3.4	Results and discussion of slot-fed DRA design	67
3.4	Summary	73
<b>4.</b>	<b>DESIGN OF ON-CHIP ANTENNA BASED ON SPIRAL-SLOT AND SLOT SPIRAL TOPOLOGY</b>	<b>75</b>
4.1	Introduction	75
4.2	900 MHz on-chip CMOS spiral-slot antenna using 0.18 $\mu\text{m}$ CMOS	76
4.2.1	Antenna design approach	76
4.2.2	Study on the effect of $\text{SiO}_2$ and metal thickness	82
4.2.2.1	Effect of $\text{SiO}_2$ thickness	82
4.2.2.2	Effect of top metal thickness	85
4.2.2.3	Current density of the antenna	87
4.2.3	Antenna's fabrication and measurement	87
4.2.4	Measurement's result	91
4.3	2.45 GHz on-chip CMOS spiral antenna using 0.13 $\mu\text{m}$ CMOS	92
4.3.1	Antenna design approach	92
4.3.2	Optimized simulation result	96
4.3.2.1	Antenna design in Silterra 0.13 $\mu\text{m}$ process technology	99
4.4	Parametric study on the spiral design	101
4.4.1	Manipulating number of turns for frequency tuning	102
4.4.1.1	Spiral-slot antenna	102
4.4.1.2	Spiral antenna	103
4.4.2	Top ground and bottom ground for the spiral antenna	104
4.5	900 MHz antenna using 0.13 $\mu\text{m}$ CMOS technology	107
4.6	Transferring 0.13 $\mu\text{m}$ to 0.18 $\mu\text{m}$ CMOS and conclusion on CMOS technology consideration for antenna design	111
4.7	Summary	116
<b>5.</b>	<b>CONCLUSION AND RECOMMENDATION</b>	<b>118</b>
5.1	Conclusion	118
5.2	Suggestion for future works	120
	<b>REFERENCES</b>	<b>121</b>

## LIST OF TABLES

<b>TABLE</b>	<b>TITLE</b>	<b>PAGE</b>
2.1	Summary of conventional antenna used in RF energy harvesting	20
2.2	Summary of non-conventional antenna used in RF energy harvesting	26
2.3	Return loss and what it means	31
2.4	Comparison between different design of broadband rectifier	41
2.5	Example of low-powered sensors for WSN	42
3.1	The original and optimized antenna parameters	49
3.2	Comparison of several antennas in terms of gain and size at 5.8 GHz	52
3.3	The calculated received power of the proposed antenna and the reference antenna at various distance	55
3.4	The comparison in term of size and maximum gain of the proposed DRAs with similar works reported previously	72
4.1	The measured gain and power received at 900 MHz	92

## LIST OF FIGURES

FIGURE	TITLE	PAGE
1.1	Block diagram of an RF energy harvesting system	3
2.1	RF power received in a residential area, measured in China (Andrenko, Xianyang Lin and Miaowang Zeng, 2015)	14
2.2	Conventional antennas generally used for microwave applications in which (a) horn antenna, (b) parabolic antenna, and (c) array antenna	15
2.3	A two layers microstrip antenna stacked and separated by a spacer, where (a) antenna side view, (b) top view of square patch, (c) bottom view of feedline, (d) second layer with right angle triangles view, (e) second layer with rectangular slow view (Ahmed et al., 2016)	16
2.4	A printed inverted-F antenna (PIFA) design for RF energy harvesting in triple bands of 900 MHz, 1800 MHz and 2.4 GHz (Ding and Arslan, 2014)	17
2.5	A variation of patch antenna designed for RF energy harvesting at 900 MHz and 1800 MHz (Barroca et al., 2013)	17
2.6	A variation of patch antenna designed for RF energy harvesting at 900 MHz with circular polarization, in which (a) top view of the antenna (b) bottom view of the antenna (Rahim et al., 2013)	18

2.7	Example of transparent antennas (a) transparent log spiral on top of a solar cell for RF energy harvesting at 1 GHz – 3.8 GHz, (b) transparent CPW monopole antenna for RF energy harvesting at 2.49 – 2.58 GHz and (c) transparent patch antenna for WiFi 2.4 GHz (Zamudio et al., 2015) (Peter et al., 2014) (Hong, Kim and Jung, 2016)	22
2.8	Planar monopole antenna printed on cardboard for RF energy harvesting at 0.6 GHz – 1.5 GHz (a) top view (b) bottom view (Saghlatoon et al., 2015)	23
2.9	Different structure used for dielectric resonator antenna (Keyrouz and Caratelli, 2016)	24
2.10	A wideband rectangular DRA (Agrawal et al., 2017)	25
2.11	A circular dielectric resonator antenna (Mrnka and Raida, 2016)	26
2.12	Implementation of SMA connector in which (a) connected with a coaxial cable to the antenna (b) connected directly to the microstrip feedline (Yu et al., 2014)	34
2.13	A probe tip connected to the pads on a CMOS antenna designed for 60 GHz application (Peng, 2012)	35
2.14	Setup used for the measurement of CMOS antenna and other RFIC device (Rappaport, 2016)	36
2.15	Block diagram of an RF energy harvesting system	38
2.16	RF energy harvesting system's designing protocol (Tran, Cha and Park, 2017)	39
2.17	A non-uniform transmission line used for broadband rectifier, (a)	40

the circuits diagram (b) fabricated prototype (Bolos, Belo and Georgiadis, 2016)

3.1	The geometry of the CPW-fed antenna	47
3.2	S-parameter of the optimized antenna design	50
3.3	Gain of the optimized antenna design	51
3.4	(a) The simulated radiation pattern and (b) the surface current distributions of the proposed CPW fed antenna	53
3.5	The proposed structure of rectangular DRA	56
3.6	A cross-sectional view of the proposed DRA	58
3.7	The simulated S-parameter for 5 – 6 layers of 18 mm × 17 mm glass without air gap	61
3.8	The simulated S-parameter of 6 and 7 layers of 18 mm × 17 mm glass with and without air gap	61
3.9	The simulated gain of 6 and 7 layers of 18 mm × 17 mm glass with and without air gap	62
3.10	The simulated electric field density seen through the cross section of the DRA with air gap region	63
3.11	The simulated electric field density seen through the cross section of the DRA without air gap region	63
3.12	The front and back view of the fabricated DRA	64
3.13	The actual DRA power measurement in lab	65
3.14	The block diagram of DRA power measurement	65
3.15	The block diagram of cable loss measurement	67
3.16	The S-parameter for 6 layers glass DRA	68

3.17	The S-parameter for 7 layers glass DRA	68
3.18	The radiation pattern at resonant for 6 layers glass DRA	69
3.19	The radiation pattern at resonant for 7 layers glass DRA	70
3.20	The measured and simulated gain of the proposed DRA	70
3.21	The measured power received by the DRA	71
3.22	Summary of the on-board antenna design in Chapter 3	74
4.1	The standard 0.18 $\mu\text{m}$ CMOS process stack up	77
4.2	Sphere enclosing an ESA radiating element	79
4.3	The top view of the miniaturized spiral-slot antenna	81
4.4	Side view of the spiral-slot antenna using the 0.18 $\mu\text{m}$ CMOS layering	81
4.5	Surrounding ground plane setup for the port excitation of the antenna	82
4.6	The S-parameter of the antenna when the thickness of $\text{SiO}_2$ is swept from 0.35 $\mu\text{m}$ to 5.25 $\mu\text{m}$	83
4.7	The S-parameter of the antenna when the thickness of $\text{SiO}_2$ is swept from 0.35 $\mu\text{m}$ to 100 $\mu\text{m}$	84
4.8	The realized gain when the thickness of $\text{SiO}_2$ is swept from 0.35 $\mu\text{m}$ to 5.25 $\mu\text{m}$	84
4.9	The realized gain of the antenna when the thickness of $\text{SiO}_2$ is swept from 0.35 $\mu\text{m}$ to 100 $\mu\text{m}$	85
4.10	The S-parameter of the antenna when the thickness of top metal layer is swept from 0.89 $\mu\text{m}$ to 4 $\mu\text{m}$ , while the thickness of $\text{SiO}_2$ is set at 5.25 $\mu\text{m}$	86

4.11	The realized gain of the antenna when the thickness of top metal is swept from 0.89 $\mu\text{m}$ to 4 $\mu\text{m}$ , while the thickness of $\text{SiO}_2$ is set at 5.25 $\mu\text{m}$	86
4.12	The simulated surface current distribution of the proposed antenna at 900 MHz	87
4.13	The integration of the antenna to a matching circuit and rectifier (a) circuit model in Cadence (b) fabricated chip under microscope	88
4.14	Close-up image of Cascade 9000 Summit probe station	89
4.15	Transmitting power to the antenna to measure its received power	90
4.16	The S-parameter of the proposed CMOS spiral-slot antenna	91
4.17	Top view of the miniaturized spiral antenna	93
4.18	The standard 0.13 $\mu\text{m}$ CMOS process stack up	94
4.19	Side view of the spiral slot antenna using the 0.18 $\mu\text{m}$ CMOS layering	95
4.20	The port setup (a) differential ports setup, and (b) separate port setup	96
4.21	The general thicknesses used for simulating spiral antenna using 0.13 $\mu\text{m}$ technology	97
4.22	The S-parameter when using general thickness of 0.13 $\mu\text{m}$ technology	97
4.23	The realized gain when using general thickness of 0.13 $\mu\text{m}$ technology	98
4.24	The geometry of the (a) top and, (b) bottom metal layer used for the non-standard thickness 2.45 GHz antenna using 0.13 $\mu\text{m}$	99



	technology	
4.25	The S-parameter when using standard thickness of 0.13 $\mu\text{m}$ technology	100
4.26	The realized gain when using standard thickness of 0.13 $\mu\text{m}$ technology	101
4.27	The standard thicknesses used for simulating spiral antenna using 0.13 $\mu\text{m}$ technology	101
4.28	The effect of adding and reducing number of turns for spiral-slot antenna on the frequency	103
4.29	The effect of adding and reducing the number of turns for spiral antenna on the frequency	104
4.30	Spiral antenna structure is placed as top metal M8	104
4.31	The S-parameter when a top metal ground is a full plane	105
4.32	The S-parameter for different shapes of top metal ground	106
4.33	The comparison before and after the bottom ground is reduced	107
4.34	The geometry of the (a) top and, (b) bottom metal layer using 0.13 $\mu\text{m}$ CMOS that gives the result in Figure 4.35	107
4.35	The S-parameter of the spiral antenna when the top and bottom metal ground is set as in Figure 4.34	108
4.36	Top view of miniaturized spiral antenna on 0.13 $\mu\text{m}$ CMOS with 8 turns of spirals	109
4.37	The optimized geometry of (a) top, and (b) bottom metal layer using 0.13 $\mu\text{m}$ CMOS for 900 MHz	110
4.38	The S-parameter of optimized geometry for 900 MHz spiral	110

	antenna on 0.13 $\mu\text{m}$ CMOS	
4.39	The realized gain of optimized geometry for 900 MHz spiral antenna on 0.13 $\mu\text{m}$ CMOS	111
4.40	The maximum acceptable thicknesses for manufacturability in 0.18 $\mu\text{m}$ CMOS technology	112
4.41	The S-parameter after changing the thicknesses from standard 0.13 $\mu\text{m}$ to maximum manufacturability in 0.18 $\mu\text{m}$ CMOS	113
4.42	The realized gain of the 900 MHz spiral antenna after changing the thicknesses from standard 0.13 $\mu\text{m}$ CMOS to maximum manufacturability in 0.18 $\mu\text{m}$ CMOS	114
4.43	The simulated surface current distribution of the 900 MHz spiral antenna using the maximum manufacturability standard in 0.18 $\mu\text{m}$ CMOS	114
4.44	Summary of the on-chip antenna design in Chapter 4	117

## LIST OF ABBREVIATIONS

AgHT-4	-	Silver coated polyester-4
AgHT-8	-	Silver coated polyester-8
CAD	-	Computer aided design
CMOS	-	Complementary metal-oxide-semiconductor
CPW	-	Co-planar waveguide
CST	-	Computer simulation system
CSTMWS	-	Computer simulation technology microwave studio
DC	-	Direct current
DRA	-	Dielectric resonator antenna
DRC	-	Design rule check
ECAD	-	Electronic computer-aided design
ESA	-	Electrically small antenna
FOM	-	Figure of merit
FR-4	-	Flame retardant-4
FTO	-	Fluorine-doped tin oxide
GSM	-	Global system for mobile communications
HFSS	-	High frequency structure simulator
IoT	-	Internet of things
ISM	-	International, scientific and medical
ITO	-	Indium tin oxide

LTE	-	Long term evolution
MIM	-	Metal-insulated-metal
MMIC	-	Monolithic microwave integrated circuit
PIFA	-	Planar inverted-F antenna
RF	-	Radio frequency
RFIC	-	Radio frequency integrated circuits
SiO <sub>2</sub>	-	Silicon dioxide
SoC	-	System on chip
TCO	-	Transparent conductive oxide
VSWR	-	Voltage standing wave ratio
WPH	-	Wireless power harvesting
WPT	-	Wireless power transfer
WSN	-	Wireless sensor network

## LIST OF PUBLICATIONS

In the course of this study, the following journals and conference papers have been published:

- 1) Masius, A. A., and Wong, Y. C., 2018. Multiband Antenna Design for Radio-Frequency Energy Harvesting, in *Proceedings of Mechanical Engineering Research Day 2018*. Centre for Advanced Research on Energy, pp. 125–126.
- 2) Masius, A. A., Wong, Y. C., and Lau, K. T., 2018. Miniature High Gain Slot-Fed Rectangular Dielectric Resonator Antenna for IoT RF Energy Harvesting, *AEU - International Journal of Electronics and Communications*, 85, pp. 39–46. doi: 10.1016/j.aeue.2017.12.023.
- 3) Masius, A. A., and Wong, Y. C., 2017. Parameter Optimization of Staircase Shaped Co-Planar Waveguide Monopole Antenna with Modified Ground Plane for Radio-Frequency Energy Harvesting Application, *Journal of Telecommunication Electronic and Computer Engineering*, 9(4), pp. 103–107.
- 4) Masius, A. A., and Wong, Y., 2017. Design of High Gain Co-Planar Waveguide Fed Staircase Shaped Monopole Antenna With Modified Ground Plane for RF Energy Harvesting Application, in *Proceedings of Mechanical Engineering Research Day 2017*, pp. 118–119.

# CHAPTER 1

## INTRODUCTION

### 1.1 Motivation for an RF energy harvesting system

It is well known from the first law of thermodynamics which states that energy can neither be created nor destroyed in a closed system (Bett, Rowlinson and Saville, 2003). The universe itself is a closed system, thus the total amount of energy is constant. However, the forms of energy are constantly changing. Over the centuries, researchers have gained better understanding on the forms of energy thus new ways for energy to convert from one form to another is revealed. This enables vast development in industrial and technology that leads to modern lifestyles nowadays. However, in every industrial process and everyday technology, a small amount of energy is being unintentionally loss into the environment in the form of heat, light, sound, vibration, or electromagnetic waves. The energy leaked into the environment is referred to as ambient energy. The ambient energy is usually very low and in a form that is not readily available for use. It needs to be harvested, collected, and stored into a form that can be readily used for an intended application through a specialized method referred to as energy harvesting (Bogue, 2015).

Energy harvesting generally refers to the collection, conversion, and storage of ambient energy into electrical energy. In this study, the focus is on the harvesting of electromagnetic energy, also known as radio frequency (RF) energy. RF energy originates from the RF signals emitted in wireless communication systems, as radio waves can simultaneously carry information and energy. RF energy harvesting can be classified into two categories as follows:

- a) Ambient RF source: Ambient RF source are not actually dedicated RF energy transfer, and this RF energy is freely available. The frequency range of ambient RF transmission is 0.2 to 5.8 GHz, and this includes most of the radiations from domestic appliances such as television, Bluetooth, mobile telecommunication services and Wi-Fi.
- b) Dedicated RF source: This on-demand supply generally has a relatively higher power density due to directional transmission, and it is used to recharge nodes that requires predictable and high amounts of energy. The energy transfer is done in the license-free industrial, scientific, and medical (ISM) frequency bands.

RF energy harvesting is a type of wireless power harvesting (WPH) method. Other sources for WPH includes solar power, wind energy, thermal energy, kinetic energy, and so on. Nowadays, wireless communication system has become so essential that it is no longer possible to separate it from our daily life. In accordance to Industrial Revolution 4.0, massive ranges of electronic devices are being interconnected through wireless communication system which give rise to the Internet of Things which we are experiencing today. The main advantage of RF energy harvesting is that the RF source is continuously available throughout the day, unlike the other sources (sun, wind, movement, etc.) that are only available at a certain time and condition for a limited period. However, the main constrains in ambient RF energy harvesting is the very low power level which was caused by various losses, including path loss, energy dissipation, shadowing, and fading. Along with this problem, several other factors such as the low energy reception sensitivity, restriction of maximum RF energy radiation due to human health hazards, and sharply decreasing RF-to-DC conversion efficiency at low received power is making it more challenging for the development of ambient RF harvesting system (Mishra et al., 2015).

A basic RF power harvesting system consists of four main modules; the antenna, impedance matching network, voltage multiplier and energy storage, as shown in Figure 1.1. Each of the individual module needs to be optimized in order to improve the system (Tran, Cha and Park, 2017). Since the antenna is the first module of the system, it can be considered as the foremost element as it can determine the sensitivity of the whole system. Thus, this thesis focuses on the antenna design for RF energy harvesting system. The antenna design is further divided into two categories which are on-board and on-chip. On-board design is currently the typical way antenna are being deployed, however other approach is needed when miniaturization and highly integration are the main requirements, and on-board design can only achieve so much in this term. Therefore, on-chip design is proposed as an alternative due to the possibility to design antenna in micrometer-scale using CMOS technology. A further elaboration on the research problem, objectives, scopes and contribution, as well as the organization of this thesis is presented in the following sections of this chapter.




Figure 1.1: Block diagram of an RF energy harvesting system