

# **Faculty of Mechanical Engineering**

# THE STUDY OF TEMPERATURE ANALYSIS ON FUSIBLE METAL BONDING APPLICATION

Yogeswaran a/l Gnanasegaran

Master of Science in Mechanical Engineering

2020

C Universiti Teknikal Malaysia Melaka

## THE STUDY OF TEMPERATURE ANALYSIS ON FUSIBLE METAL BONDING APPLICATION

### YOGESWARAN A/L GNANASEGARAN

.

A thesis submitted in fulfillment of the requirements for the degree of Master of Science in Mechanical Engineering

### Faculty of Mechanical Engineering

### UNIVERSITI TEKNIKAL MALAYSIA MELAKA

### DECLARATION

I declare that this thesis entitled "The Study of Temperature Analysis on Fusible Metal Bonding Application" is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.

Signature

:

:

ovs

Yogeswaran a/l Gnanasegaran

Date

Name

1/1/2020

C Universiti Teknikal Malaysia Melaka

### APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Mechanical Engineering.

Signature

:

Supervisor Name : ASSOCIATE PROFESSOR DR.AHMAD ANAS BIN YUSOF

Date

: 11.11.2020

C Universiti Teknikal Malaysia Melaka

### **DEDICATION**

I would like to express and dedicate this thesis to my whole family. A big glad thank you for your continuous spirit and long lasting support during my crucial educational years.

Without their patience, forgiving and most of all love that been given to me, the completion of this thesis research would been possible.

Beloved Father and Mother and Wife

V.S.Gnanasegaran, N.Susee Dewi, Lavanya

### ABSTRACT

High frequency packages become very important due to the rapid growth of wireless communication system. They require compactness, low cost and high performances even at frequency up to 60 GHz. Flip-chip device assembly using organic substrates at very high frequency has become a cost competitive packaging method in semiconductor industries. This thesis discusses the influence of temperature on copper pillar solder joints contact to the surface of the substrate after reflow respect to staging time by using flip chip device. Samples of the flip chip devices will be bonded under selected temperature and then will undergo cross section of sample to determine the failure analysis of flip chip bonded after reflow process. Therefore, different temperature and staging time in bonding process can cause the bonding mechanism of flip chip copper pillar to have less adhesion and copper pillar crack at the neck of the pillar. Besides that, the nature of solder contributes to poor solder wetting and low thermal conductivity. For an example, the behavior of Sn-based solder are similar to current high Pb-solder in term of thermal conductivity and solder wetting characteristic. The test results shows that, the copper pillar solder can be productively sustain the solder joint of the thermal fatigue life cycle and the formation of intermetallic compound (IMC). The basic requirements of the joining material and the process will be discuss in this study. In future, experimental research on the performance of solder joint with different type of temperature is required. In summary, improvement towards the flip chip die bonding process which by controlling the optimum temperature and staging time would overall be a driving force towards the development of similar packages with more demanding requirements towards the existing flip chip packages.

### KAJIAN ANALISIS SUHU TERHADAP APLIKASI IKATAN LOGAM

#### ABSTRAK

Pakej elektrik arus tinggi menjadi sangat penting disebabkan oleh pertumbuhan yang pesat dalam alat sistem komunikasi. Alat elektrik ini memerlukan kuantiti pembuatan yang tinggi, kos vang rendah dan prestasi yang tinggi walaupun pada frekuensi sehingga 60 GHz. Pemasaran peranti cip-balikan dengan menggunakan bahan organik pada frekuensi yang sangat tinggi telah menjadikan kaedah pembuatan yang berdaya saing dari segi kos dalam sektor industri semikonduktor. Oleh itu, tesis ini membincangkan pengaruh suhu dan bahan pelekatan yang digunakan seperti bahan SnAgCu di atas permukaan alat elektrik. Sambungan ini dipengaruhi oleh proses pemanasan dan masa untuk proses cip balikan. Sampel cip-balikan akan dipanaskan di bawah suhu yang terpilih dan seterusnya akan menjalani proses pemotongan cip-balikan untuk menganalisis tahap kegagalan cip-balikan selepas process pemanasan. Oleh itu, suhu dan masa pelekatan cip balikan yang berbeza boleh menyebabkan permukaan mekanisme ikatan tiang tembaga cip-balikan mempunyai pelekatan yang kurang dan retakan pada leher tiang tembaga cip-balikan. Selain itu, pembentukan sifat logam pateri boleh menyebabkan kelembapan logam pateri dan kekonduksian terma yang rendah. Sebagai contoh, sifat logam pateri Sn adalah sama dengan situasi semasa logam pateri Pb dalam keadaan kekonduksian dan kelembapan logam pateri. Hasil daripada ujian ini menunjukkan bahawa logam pateri ini boleh berkesan dengan lebih efektif dan meningkatkan tahap ketahanan haba logam pateri dalam pembentukan sebatian intermetalik (IMC). Keperluan asas bahan pelekatan logam pateri dan proses pelekatan logam pateri akan dibincangkan dalam kajian ini. Pada masa akan datang, penyelidikan eksperimen mengenai prestasi logam pateri dengan suhu yang berbeza serta masa proses yang tepat diperlukan. Secara ringkasnya, peningkatan ke arah proses pelekatan cip-balikan dengan mengawal suhu yang tepat dan masa pelekatan cip-balikan secara keseluruhan menjadi daya penggerak ke arah pembangunan pakej cip-balikan.

#### ACKNOWLEDGEMENTS

Firstly, I would prefer to acknowledge and extend my heartfelt gratitude to my supervisor, Associate Professor Dr. Ahmad Anas bin Yusof from Faculty of Mechanical Engineering, Universiti Teknikal Malaysia Melaka (UTeM) for his guidance, assistance, patience, and encouragment have been enormous importance to my research and the completion of the thesis. He continually and realistically conveyed a spirit of adventure about research, and excitement regarding teaching.

I would like to express my greatest gratitude to Dr. Mohd Firdaus Shukri from Faculty of Mechanical Engineering, co-supervisor of this project for his advice and suggestion. I would also like to express my deepest gratitude Mr. Saravanan as assistant engineer from Semiconductor Company for his continuous guidance and help about the project of flip chip packages. I would also like to express my deepest gratitude to Mr. Mahader as Laboratory Technician of SEM machine from UTeM for his great advice and guidance about my samples analysis.

Most especially to my lovely family and friends. Words alone cannot be express what I owe them for their encouragement, their patient, love enabled me to complete this thesis. I am also grateful for the support and friendship of the member of the flip chip assembly group. Last but not least, thank you to everyone who had been to the crucial parts of realization of this project. Not forgetting, my humble apology as it is beyond my reach personally mentioned those who are involved directly or indirectly one to one.

## TABLE OF CONTENTS

1

				. PAGE
DEC	TLAF	γΑΤΙΟ	IN	
APP	ROV	/AL	**	
DEI	DICA	TION		
ABS	STRA	CT		i
ABS	TRA	K		ii
ACH		WLED	GEMENTS	III 
	уле у Г Об	UTARI	INTENIS JES	IV Vi
LIS	г ог г оf	FIGU	RES	viii
LIS	ΓOF	APPE	INDICES	xi
LIS	r of	ABBR	REVIATIONS	xii
LIS	г оғ	SYMI	BOL	xiii
LIS	ГOF	PUBL	ICATIONS	XV
CHA	APTE	ER		
1.	INT	RODU	JCTION	` 1
	1.1	Fusib	le metal bonding	1
	1.2	Sn-Ag	g-Cu solder alloy	3
	1.3	Reflo	w temperature	5
	1.4	Intern	netallic formation during assembly	7
	1.5	Proble	em statement	9
-	-1 <del>.</del> 6	Objec	tive/Purpose of study	10
	1.7	Scope	e of the research	10
	1.8	Struct	ture of thesis	11
2.	LIT	ERAT	URE REVIEW	13
	2.1	Coppe	er pillar solder	13
	2.2	Sn-Ag	g-Cu solder	17
	2.3	Study	on intermetallic compound	32
	2.4	Intern and su	netallic compound formation between solder alloy ubstrate	37
	2.5	Reflo	w profile	46
	2.6	Wetta	ibility	54
	2.7	Oxida	ation layer and reflow performance	58
	2.8	Stagir	ng time	59
	2.9	Summary of the literature review		62
3.	ME	THOD	OLOGY	63
	3.1	Samp	les preparation	64
		3.1.1	Die bonding machine	65
		3.1.2	Flip chip samples	70
		3.1.3	Lead frames samples	71

		3.1.4	Flip chip heater block	72
		3.1.5	Grinding machine	74
		3.1.6	Polishing machine	76
	3.2	Test p	procedure	77
		3.2.1	Die shear test	77
		3.2.2	Die shear test with respect to various temperature	80
		3.2.3	Copper pillar solder of intermetallic compound growth with	81
			various temperature setting and staging time	
		3.2.4	Copper pillar cross section area with respect to various	83
			temperature bonding	
		3.2.5	Scanning Electron Microscope (SEM)	85
	3.3	Sumn	lary	86
4.	RESULT AND DISCUSSION			87
	4.1	Die shear test result		
		4.1.1	Die shear result for 280 °C	87
		4.1.2	Die shear result for 290 °C	90
		4.1.3	SEM images after shear test for copper pillar solder	92
	4.2	Copper pillar intermetallic growth at various temperature and staging time		93
	4.3	Cross section area with respect to various temperature bonding		97
		4.3.1	Cross X-section area of copper pillar solder using SEM image	97
	-4.4	Summ	ary .	101
5.	CONCLUSION AND RECOMMENDATIONS			102
	5.1	Summ	ary	102
	5.2	Suggestion for future work		104
RE	FERE	NCES		106
AP	APPENDICES 11			134

1

-

## LIST OF TABLES

/

TABLE	TITLE	
2.1	Properties of copper solder alloys (Zeng and Tu, 2002)	15
2.2	Binary Pb free system in eutectic setting temperature comparison with	h 16
	Sn-Pb (Zeng and Tu, 2002)	
2.3	Eutectic of Sn-Ag-Cu solder composition (Suganuma, 2002)	19
2.4	Properties of mechanical of relevant metal, solder and	24
	intermetallic compound (Allen, 2004)	
2.5	Different surface pad in different solder composition dissolution	41
	(Kang, 2002)	
2.6	Dissolution of different type of surface pad with various solder alloys	42
·····	(Kang, 2002)	
2.7	Reflow profile used in experiments (Skidmore, 2000)	51
2.8	Standard free energy of oxide formation for elements in SAC305 allo	y 59
3.1	Die bonding setting parameters	68
3.2	Flip chip design parameters	70
3.3	Parameter of lead frames	72
3.4	Temperature setting for 280°C	73
3.5	Temperature setting for 290°C	73
3.6	Type of grinding paper	75
3.7	Type of polishing paper	76
3.8	Shear mode description	79
3.9	Temperature setting for flip chip die bond process	81

۰.

3.10	Temperature versus staging time at 280°C	82
3.11	Temperature versus staging time at 290°C	82
3.12	Temperature setting for flip chip die bonding process	84

.

•••

-----

/

,

## LIST OF FIGURES

/

FIGURE	TITLE	PAGE
1.1	Flip chip unit on wafer	2
1.2	Flip chip view after molding	3
1.3	Heater block cover with heater	6
1.4	Temperature control zone cover heater	6
1.5	Formation of IMC in assembly of flip chip	8
2.1	Top view of Sn-Ag-Cu phase diagram schematic of	27
	isothermal section at 400°C (Ohnuma et al., 2000)	
2.2	Sn-Ag-Cu phase diagram of schematic of isothermal section	27
	at 219°C (Moon et al., 2000)	
2.3	Schematic phases of mass fraction vs temperature of	28
	Sn-3.2wt%Ag-0.57wt%Cu alloy (Ohnuma et al., 2000)	
2.4	Eutectic Sn-Ag-Cu alloys bulk microstructure	28
	(Ohnuma et al., 2000)	
2.5	Sn-Ag-Cu alloys microstructure ages 12 day at 175°C	29
	(Ohnuma et al., 2000)	
2.6	Intermetallic growth during reflow (Schaefer, 1997)	39
2.7	Wetting ridge at the triple line formed during spreading	56
	(Zhang, 2002)	
2.8	Contact angle for a liquid droplet on a solid surface	56
	(Sharfrin, 1960)	

ч.

2.9	Wetting of different fluids with percentage of wetting	57
	(Lee, 1999)	
2.10	Standard calculated phase diagram for Sn-Cu system	61
	(http://www.metallurgy.nist.gov)	
2.11	Metallographic image for the location of $Cu_3Sn$ and $Cu_6Sn_5$	61
	(http://www.nature.com/articles)	
3.1	Project methodology flow chart	64
3.2	Flip chip die bonding machine (ASM Pacific Technology)	65
3.3	Die bond process	66
3.4	Wafer on waffle tray (ASM Pacific Technology)	67
3.5	Die bonding area	69
3.6	Flip chip bonding	69
3.7	Back side flip chip sample	70
3.8	Front side flip chip sample	71
3.9	Lead frame sample used for bonding of units	71
3.10	Heater block without cover (ASM Pacific Technology)	72
3.11	Position of bonding substrate at heater block	73
	(ASM Pacific Technology)	
3.12	Grinding of 120 grit (Dace Technology Nano 200T)	74
3.13	Grinding of 100 grit (Dace Technology Nano 200T)	74
3.14	Grinding of 80 grit (Dace Technology Nano 200T)	75
3.15	Polishing of 3µm (Dace Technology Nano 200T)	76
3.16	Polishing of 1µm (Dace Technology Nano 200T)	77
3.17	Dage 4000 bond tester	78
3.18	Shear tool positioning	78

ч.

.

/

3.19	After shearing process	79
3.20	Die shear contact angle	80
3.21	The position and area of flip chip bonding at different	81
	temperature and staging time	
3.22	X-Cross section area of copper pillar	83
3.23	X-Cross section area of copper pillar	84
3.24	Scanning electron microscope (SEM) at UTeM	85
3.25	Coating of the sample	86
4.1	Die shear test at 280°C sample	88
4.2	Raw value die shear test at 280 °C sample	89
4.3	Die shear test at 290°C sample	90
4.4	Raw value die shear test at 290°C sample	91
4.5	Copper solder formation using SEM image after shear test	92
4.6	Metallographic data from 280°C soldering temperature	94
	and staging time	
4.7	Metallographic data from 290°C soldering temperature	95
	and staging time	
4.8	Intermetallic growth versus staging time	96
4.9	Cross section area of copper pillar solder neck at 280°C	98
4.10	Cross section area of copper pillar solder neck at 290°C	100

÷.,

1

## LIST OF APPENDICES

### APPENDIX

#### TITLE

### PAGE

/

А	Periodic table of alloy	134
В	Alloy characteristic	135
C ·	Temperature versus Time graph	136

C Universiti Teknikal Malaysia Melaka

## LIST OF ABBREVIATIONS

/

.

ASM	-	Advanced Semiconductor Materials
BGA	-	Ball Grid Array
IMC	-	Intermetallic Compound
IPC	-	Electronic Packaging Circuits
JEDEC	-	Joint Electronics Device Engineering Council
K	-	Dissolution rate
L/V	-	Length of grain and the volume of solder wetting ratio
NCMS	-	National Centre for Manufacturing Science
PPM	-	Parts per Million
PWB	-	Printed Circuit Substrate Materials
RTS	-	Ramp-to-Spike
SEM	-	Scanning Electron Microscope
TSM	-	Top Surface Metallurgy
UBM	-	Under Bump Metallization
UPH	-	Unit Per Hour

۰.

## LIST OF SYMBOLS

/

.

A	-	Area
Ag	-	Silver
Al	-	Aluminium
Au	-	Gold
As	-	Arsenic
Bi	-	Indium
Cd	-	Cadmium
Cu	-	Copper
Η	-	Height
In	-	Indium
L	-	Length
N <sub>2</sub>	-	Nitrogen
N2H2	-	Forming Gas (Nitrogen and Hydrogen)
Ni	-	Nickel
Pb	-	Lead
θ	<b>→</b>	Contact Angle
S	-	Surface of Droplet
Sb	-	Antimony
Se	-	Selenium
Sn	-	Tin
Ti	-	Titanium
V	-	Volume
Zn	-	Zin

### LIST OF PUBLICATIONS

/

Gnanasegaran, Y., Yusof, A.A., and Shukri, M.F., 2018. Study of Thermal-Fluid Analysis on Fusible Metal Bonding Application. *Journal of Advanced Research in Fluid Mechanics and Thermal Sciences*, 62 (1), pp.88-102.

#### **CHAPTER 1**

#### INTRODUCTION

This study concerns the bonding temperature on fusible metal bonding application. This work aimed towards copper pillar solder bonding for electronic devices used in automotive electronics industry. Studies on copper pillar solder joint and intermetallic layer formation in leaded alloys system are scarce. Temperature plays an important role in forming a strong adhesion between the fusible metal bonding. The presence of intermetallic growth indicates a good metallurgical formation and generally intermetallic compound (IMC) is brittle and its presence can lead to low shear strength of the joint.

#### 1.1 Fusible metal bonding

Fusible metal bonding or so-called die bonding is a metal alloy that can be easily fused and melted at relatively low temperatures. It is used for soldering with a melting point below 183°C. Melted fusible metals can be used as coolants for their durability under heating and high thermal conductivity such as indium and sodium. In semiconductor, fusible metal alloy is to make electrical devices as interconnection application. It comprises flip chip devices. Flip chip devices are also known as controlled collapse chip connection which refers to a process of interconnecting semiconductor devices such as IC chip and microelectromechanical devices. Flip chip consists of copper metal layer and copper pillar leg. Copper pillar solder leg is connected to the surface of the pad under hot, selected temperature. In most cases, flip chip devices act as electrically-insulating adhesives or so called under fill to provide a strong mechanical connection and heat bridge, and ensure the solder joints are not stressed due to different heating temperatures of the chip. The under fill potential is to distribute thermal fluid expansion between the chip and the surface of the pad in the solder joints which would lead to a premature failure (Wiese, 2001). Moreover, fusible metal alloys have great durability and can be grouped as flip chip devices or eutectic devices with different types of top layers such as aluminum, copper and silver. Flip chip metal alloys have the highest melting point where the temperature at which the substrate is in solid state is equal to that in the liquid state. Figure 1.1 shows the flip chip units on the wafer table after sawing process whereas Figure 1.2 shows die view after die bonding and molding completion (Tseng et al., 2010).



Figure 1.1: Flip chip unit on wafer



Figure 1.2: Flip chip view after molding

### 1.2 Sn-Ag-Cu solder alloy

The primary characteristics of copper pillar solder and solder paste for electronic devices are the capability of metal bonding with joining materials, presence of oxygen during bonding, and soldering and properties of alloys reaction between elements. In an analysis of approximately 12,000 pair and ternary phase diagrams conducted by The National Centre for Manufacturing Science (NCMS) (2001), the researchers discovered that the charge amount of competent elements can be formed with the presence of Sn namely Ag, As, Au, Bi, Zn, Cu, In, Sb, Se and Cd. Besides, an overall view of the periodic table indicates that such metallic elements are the nearest to Sn within the same group in the table. Thus, the elements effectiveness with Sn can be studied and compared in the periodic table (Sriyarunya et al., 2010).

Besides, SnPb have been acknowledged as the most prominent materials used in soldering for electronic components and devices because of the material properties connection and minor costs. Because of environmental concerns worldwide, most organizations in Japan and Europe tend to disqualify Pb usage in electronic devices due to the constitutional toxicity of Pb. A large number of Pb-free solder alloys have been replaced

by SnPb solders in electronic devices because of the increasing awareness of the harmful contamination of alloy based lead on environment and human health. In short, SnAgCu solders family are considered to be the most favorable alloys. They have been recommended as the primary candidates for replacing lead based solders because of their low melting temperature, good mechanical property and good wettability. Thus, SnAgCu solders are broadly used in the electronic industry as solder materials. Lately, trace rare earth elements (RE) are combined with lead solder alloys to form excellent solder alloys properties. The addition of RE behaviors such as mechanical, microstructure and wetting behavior are enhanced. However, several issues need to be corrected and resolved for SnAgCu solders which are related to the best composition, high soldering temperature properties, huge undercooling and formation of large intermetallic compound (IMC) as dominant speed up which may cause serious issues under stressed condition in real printed boards in electronic industry. The uses and function of Cd, Sb and Hg can be eliminated immediately due to their inherent toxicity that is harmful to the environment and human health. Moreover, elements such as Mg and Ga are commonly extraordinary and sensitive which are depreciated for further consideration and purposes. Au's costliness is the main reason it is not a choice for further investigation on the reactive characteristic. Bi is also not being considered because it is a byproduct of the Pb mining process. Hence, when Pb manufacturing decreases, the outputs of Bi elements significantly decrease where it may advance with the increase of Bi manufacturing cost. Moreover, certain elements could be thought-through, most alloy compounds that merge with Sn elements have been widely used to substitute the Sn-Pb solder elements in manufacturing electronic products (Sriyarunya et al., 2010).

4

### 1.3 Reflow temperature

In order to avoid failure of flip chip after bonding, reflow temperature control process is proposed to acquire a stable thermal mechanical stress during a reflow to eliminate solder joint crack and failure during electrical testing process. The temperature is controlled by the zone where the substrate will flow from the heating to cooling zone. Flip chip alloys begin to melt at a certain temperature and then enter a slushy state before they fully melt at a higher temperature. In order to attach the chip to the surface of the pad, it is flipped over so that its top side faces down, and is aligned so that its pads are aligned with matching pads on the surface pad, and then the solder is reflowed to complete the interconnection. Low or high melting alloys are available in a variety of forms such as cake, ingot, bar, shot, wire, stick, strip and custom shapes. In addition, low manufacturing cost is possible through lead frame density and speed optimization on flip chip. Lead frames are the metal structures inside the flip chip package that carry signals from the die to the outside. Figure 1.3 shows an example of a heater block covered with heater zone cover and Figure 1.4 shows the temperature control and parameter of the heater in a conventional die bonding machine (Lee, 2002).

5