



**Faculty of Electrical Engineering**

**IMPLEMENTATION OF SVM FOR CASCADED H-BRIDGE  
MULTILEVEL INVERTERS UTILIZING FPGA**

**Maher Abd Ibrahim Al-jewari**

**Master of Electrical Engineering (Power Electronics and Drives)**

**2019**

**Implementation of SVM for Cascaded H-Bridge Multilevel Inverters Utilizing FPGA**

**MAHER ABD IBRAHIM AL JEWARI**

**A dissertation submitted  
in fulfilment of the requirements for the degree of Master of Electrical Engineering  
(Power Electronics and Drives)**

**Faculty of Electrical Engineering**

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

**2019**

## DECLARATION

I declare that this project entitled “Implementation of SVM for Cascaded H-Bridge Multilevel Inverters Utilizing FPGA” is the result of my own research except as cited in the references. The project has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.


Signature :  .....

Name : Maher Abd Ibrahim Al-jewari

Date : 31/9/2019 .....

## APPROVAL

I hereby declare that I have read this project and in my opinion this project is sufficient in terms of scope and quality for the award of Master of Electrical Engineering (Power Electronics and Drives).

Signature :  .....

Supervisor Name : Dr. Auzani bin Jidin

Date : 3 SEPTEMBER 2019. ....

## **DEDICATION**

I would like to present my work to those who did not stop their daily support since I was born, my dear Father, and my kindness Mother, they never hesitate to provide me all the facilities to push me forward as much as they can. This work is a simple and humble reply to their much goodness I have taken over during that time. Thank you for giving me a chance and I love them.

I also dedicate this project to my nephew, sisters who have supported me throughout my life.

I always miss and appreciate the memories we had. I love all of you.

## ABSTRACT

In recent years the Space Vector Modulation (SVM) technique has gained wide acceptance for many AC drive applications. Further improvements of AC drives can be accomplished by applying SVM in multilevel inverters, since the more suitable voltage vectors can be chosen among larger number of voltage vectors available in the multilevel inverter. However, the use of multilevel inverters associated with SVM by using Digital Signal Processor (DSP) increases the complexity of control algorithm or computational burden and hence produces larger value of sampling time. This thesis reports the implementation of SVM in Cascaded H-Bridge Multilevel Inverter (CHMI) using Field Programmable Gate Arrays (FPGA) and analysis in-depth the performances of SVM computation on THD and fundamental component of output voltage. The SVM modulator is modelled using MATLAB/Simulink, which is sampled at the minimum sampling time, i.e.  $DT = 5 \mu s$ . The data of switching signals for driving Insulated Gate Bipolar Transistors (IGBTs) which are stored in MATLAB workspaces, are then used to be programmed in FPGA using a Quartus II software. Note that the generation of switching signals performed by FPGA is at the same sampling time in MATLAB. Using this approach, the computational burden of SVM can be greatly minimized and the desired output voltage can be obtained at high degree of accuracy. The simulation and experiment results are carried out to highlight at the advantages of using SVM and to verify the improvements of this approach by using FPGA controller. Some simulations and experiments were carried out to highlight the improvements, which are as follows; 1) the lower THD of the simulation result is about 14.37% for five-level CHMI and experiment result is about 14.35% for five-level CHMI at modulation index  $M_i = 0.9$ , 2) the error percentage between the simulation and experimental results of the fundamental output voltage in SVM is small which is approximately less than 1 %, where the minimum error in two-level at  $M_i = 0.9$  is around 0.06% and the maximum error in five-level at  $M_i = 0.3$  is around 0.52%. The main benefit of this approach is to provide a high precision space vector modulator for cascaded H-bridge multilevel inverter for electric vehicle and Uninterruptible Power Supply (UPS) applications.



## ABSTRAK

Dalam beberapa tahun kebelakangan ini, teknik Modulasi Vektor Ruang (SVM) telah mendapat banyak penerimaan untuk kebanyakan aplikasi pemacu AU. Penambahbaikan lanjutan bagi pemacu AU boleh dicapai dengan menggunakan SVM dalam penyongsang bertingkat, oleh kerana vektor voltan pensuisan yang lebih sesuai boleh dipilih diantara vektor voltan yang lebih banyak terdapat dalam penyongsang bertingkat. Walau bagaimanapun, penggunaan penyongsang bertingkat yang berkaitan dengan SVM menggunakan Pemproses Isyarat Digital (DSP) meningkatkan kerumitan algoritma kawalan atau beban pengiraan dan seterusnya menghasilkan masa persampelan dengan nilai lebih besar. Tesis ini melaporkan pelaksanaan bagi SVM di dalam Penyongsang Bertingkat Berlata Jejambat Penuh (CHMI) menggunakan FPGA dan analisa mendalam bagi prestasi pengiraan SVM terhadap THD dan komponen asas bagi keluaran voltan. Modulator SVM dimodelkan menggunakan MATLAB/Simulink, yang disampel pada masa pensampelan minimum, iaitu  $DT = 5 \mu s$ . Data bagi isyarat pensuisan untuk memandu IGBTs yang disimpan di dalam ruang kerja MATLAB, kemudiannya digunakan untuk diprogramkan di dalam FPGA menggunakan perisian Quartus II. Ambil perhatian bahawa penjana isyarat penukaran yang dilakukan oleh FPGA adalah pada masa persampelan yang sama dengan yang dilakukan di dalam MATLAB. Dengan menggunakan pendekatan ini, beban pengiraan SVM dapat dikurangkan dengan lebih besar dan voltan keluaran yang diinginkan dapat diperolehi dengan ketepatan tinggi. Hasil simulasi dan eksperimen dijalankan untuk menonjolkan kelebihan menggunakan SVM dan untuk mengesahkan penambahbaikan pendekatan ini dengan menggunakan pengawal FPGA. Beberapa simulasi dan eksperimen telah dijalankan untuk menunjukkan penambahbaikan, yang seperti berikut; 1) THD yang lebih rendah daripada keputusan simulasi adalah kira-kira 14.37% untuk lima peringkat CHMI dan keputusan eksperimen adalah kira-kira 14.35% untuk lima peringkat CHMI pada indeks modulasi  $M_i = 0.9$ , 2) kesilapan peratusan antara simulasi dan eksperimen keputusan bagi komponen asas keluaran voltan dalam SVM adalah kecil iaitu kira-kira kurang daripada 1%, di mana kesilapan yang minimum berlaku dalam dua peringkat pada  $M_i = 0.9$  adalah sekitar 0.06% dan ralat maksimum dalam lima peringkat pada  $M_i = 0.3$  adalah sekitar 0.52%. Manfaat utama pendekatan ini adalah untuk menyediakan pemodulat vektor ruang berketepatan tinggi bagi penyongsang bertingkat berlata jejambat penuh untuk aplikasi kenderaan elektrik dan Bekalan Kuasa Tidak Terganggu (UPS).

## **ACKNOWLEDGEMENT**

It is indeed a wonderful opportunity to thank and cheer for everyone who direct or indirect contributed towards the success of this thesis. First of all, I would like to express my gratitude to my supervisor Dr. Auzani bin Jidin for the continuous support and help during work of the thesis. Without his precious advice and continuous support with patience it would be impossible for me to finish this project alone.

Next, I would like to thanks to my lectures and my friends, especially to my colleagues from Power Electronics Design Group for their support and friendly atmosphere. I am greatly indebted to my family, who always stay by my side during my difficult times. Thanks for always giving an encouragement words and makes me did not easily give up. Furthermore, not to forget to everyone who involved me while finishing this research because been patient, supportive, understanding and shared the knowledge.

Above all, I thank Almighty Allah S.W.T for giving me this opportunity and strength to accomplish this task.



## TABLE OF CONTENTS

	PAGE
<b>DECLARATION</b>	
<b>APPROVAL</b>	
<b>DEDICATION</b>	
<b>ABSTRACT</b>	i
<b>ABSTRAK</b>	ii
<b>ACKNOWLEDGEMENT</b>	iii
<b>TABLE OF CONTENT</b>	iv
<b>LIST OF TABLES</b>	vii
<b>LIST OF FIGURES</b>	viii
<b>LIST OF ABBREVIATIONS</b>	xiii
<b>CHAPTER</b>	
<b>1. INTRODUCTION</b>	<b>1</b>
1.1 Research Background	1
1.2 Problem Statements	2
1.3 Objectives of Research	4
1.4 Scopes of Work	5
1.5 Thesis Contributions	5
1.6 Thesis Outlines	6
<b>2. LITERATURE REVIEW</b>	<b>8</b>
2.1 Introduction	8
2.2 Voltage Source Inverter	8
2.3 Two-Level Three-Phase Voltage Source Inverter	12
2.3.1 Carrier-Based Sinusoidal Pulse Width Modulation	13
2.3.2 Third Harmonic Injection Carrier-Based PWM	15
2.3.3 Carrier-Based PWM with Offset Addition	18
2.3.4 Space Vector PWM	20
2.4 Multilevel Inverters	23
2.4.1 Carrier-Based Sinusoidal Pulse Width Modulation Multilevel Inverter	26
2.4.2 Space Vector PWM Multilevel Inverter	28
2.5 The Advantages of using SVM in Electrical Drive Systems	30
2.6 Conclusion	33
<b>3. RESEARCH METHODOLOGY</b>	<b>34</b>
3.1 Introduction	34
3.2 Space Vector Modulation for Two-Level Inverter	35
3.2.1 Simplified Two-Level Inverter Circuit	35
3.2.2 Mapping of Voltage Vector	37
3.2.3 Determination of Sector	42
3.2.4 Calculation of Angle within a Sector ( $\theta_{si}$ )	43
3.2.5 Calculation of On-Duration for Switching Vectors	48
3.2.6 Calculation of Duty Ratios	50

3.2.7	Generation of Switching States	54
3.3	Space Vector Modulation for 3-Level Cascaded H-Bridge Multilevel Inverters	56
3.3.1	Topology of Three-Level Cascaded H-Bridge Multilevel Inverter	56
3.3.2	Mapping of Vectors	58
3.3.3	Determination of Sector and Triangle	60
3.3.4	Calculation of On-Duration for Switching Vectors	66
3.3.5	Calculation of Duty Ratios	67
3.3.6	Generation of Switching States	67
3.4	Space Vector Modulation for 5-Level Cascaded H-Bridge Multilevel Inverter	70
3.5	Simulation Model of Space Vector Modulation	72
3.5.1	Replacement the Location of FPGA Source Code for Two and Three-Level Inverter	80
3.6	Description of Experimental Setup	83
3.6.1	Altera FPGA DEO Controller Board	83
3.6.2	Quartus II Program for FPGA Controller Board	85
3.6.3	Blanking Time for Upper and Lower Switching Operation	87
3.6.4	Power Inverter and Gate Driver Circuits	89
3.6.5	Three-Phase and Series Connected Resistive and Inductive Loads	90
3.7	Conclusion	92
<b>4.</b>	<b>RESULTS AND DISCUSSION</b>	<b>93</b>
4.1	Introduction	93
4.2	Evaluation Performance at Different Sampling Times	94
4.3	Analysis of Total Harmonic Distortion of Output Voltage	97
4.3.1	Simulation and Experimental Results for Different Levels of Inverter	98
4.3.2	Comparison of Simulation and Experimental Results for Different Inverters of SVM	117
4.4	Conclusion	119
<b>5.</b>	<b>CONCLUSION AND RECOMMENDATION</b>	<b>120</b>
5.1	Introduction	120
5.2	Conclusion	120
5.3	Recommendation	121
	<b>REFERENCES</b>	<b>122</b>
	<b>APPENDICES A</b>	<b>135</b>
A.1	Source Code Listing for MATLAB FUNCTION for Detecting Sectors, Triangles, and Calculating $v_{\alpha}^*$ and $v_{\beta 0}^*$	135
A.1.1	Two-Level Inverter	135
A.1.2	Three-Level Inverter	136
A.1.3	Five-Level Inverter	137

A.2	Source Code Listing for MATLAB FUNCTION2 for Calculating On-Duration	139
A.2.1	Two-Level Inverter Different Levels of Inverter	139
A.2.2	Three-Level Inverter	139
A.2.3	Five-Level Inverter	140
A.3	Source Code Listing for MATLAB FUNCTION3 for Producing Switching States	141
A.3.1	Two-Level Inverter	147
A.3.2	Three-Level Inverter	143
A.3.3	Five-Level Inverter	151
<b>APPENDICES B</b>		<b>175</b>
B.1	FPGA Module by Quartus II software applied the data to Quartus II programming make step by step until programmable from Quartus II to FPGA hardware system	175
B.2	VHDL Source Code Listing for Selecting Appropriate Switching States and Generating Blanking Time for Five-Level Inverter	209

## LIST OF TABLES

TABLE	TITLE	PAGE
3.1	Look-Up Table for Mapping the Switching State.	54
3.2	Look-Up Table for Mapping the Switching States ( $S_{a1}S_{a2}S_{b1}S_{b2}S_{c1}S_{c2}$ )	68
3.3	Load Reactor Parameters	91
4.1	Simulation and Experimental Results for THD and fundamental $V_a$	118

## LIST OF FIGURES

TABLE	TITLE	PAGE
1.1	Simulation Results of FFT analysis for (a) Phase Voltage (b) THD% and Fundamental Phase Voltage	4
2.1	VSI in a Single-Phase Inverter, (a) Single-Phase Inverter Circuit, (b) Switching Gate Circuit, and (c) Simulation Results	11
2.2	A Three-Phase Voltage Source Inverter	12
2.3	Carrier-Based Sinusoidal Pulse Width Modulation: (a) Implementation of Block Diagram (b) Simulation Results	14
2.4	Third Harmonic Injection Carrier-Based PWM: (a) Implementation of Block Diagram (b) Simulation Results	17
2.5	Carrier-Based PWM with Offset Addition (a) Implementation of Block Diagram (b) Simulation Results	19
2.6	Space Vector PWM: (a) Phasor Diagram of $\vec{v}_s^*$ (b) Switching Pattern for Mapping $\vec{v}_s^*$ using Symmetrical SVM and Discontinuous SVM Approaches	22
2.7	Topologies of Multilevel Inverters for (a) Diode Clamped or Neutral Point Clamped, (b) Capacitor Clamped or Flying Capacitor and (c) Cascaded H-Bridge Multilevel Inverters	25
2.8	Carrier-Based SPWM for a Five-Level Multilevel Inverter (a) IPD, (b) POD, and (c) APOD	27
2.9	Comparison Between (a) Two-Level Space Vector Diagram and (b) Three-Level Space Vector Diagram, e.g. for Sector I	29

2.10	Comparison Between (a) Two-Level Space Vector Diagram and (b) Two-Level SPWM Diagram, e.g. for Sector I.	32
3.1	Schematic diagram of Two-Level of Voltage Source Inverter	36
3.2	Equivalent Circuit of the Inverter Shown in Fig. 3.1 (e.g. <i>a</i> -Phase Leg)	37
3.3	Mapping of Unit Vectors	39
3.4	Definition of Space Voltage Vector on the <i>d-q</i> Voltage Vector Plane	40
3.5	Voltage Vectors in the Two-Level Inverter Obtained in (3.10) and (3.11) for Every Switching State Possibility ( $S_a S_b S_c$ )	42
3.6	Definition of Angle within a Sector ( $\theta_{si}$ ) and the Switching Sequence and General Representation for Sector I	45
3.7	Definition of Angle within a Sector ( $\theta_{si}$ ) and the Switching Sequence and General Representation for (a) Sector I, (b) Sector II, (c) Sector III, (d) Sector IV, (e) Sector V, and (f) Sector VI	47
3.8	General Representation of Vector Diagram for Any Sector	48
3.9	Implementation of Space Vector Modulation using Two Sampling Times (a) Block Diagram (b) Typical Waveforms	52
3.10	Generation of Pre-Switching States	53
3.11	Generation of Switching Status ( $S_a, S_b$ and $S_c$ ) based on the Pre-Switching States and Duty Ratios for (a) Sector I, (b) Sector II, (c) Sector III, (d) Sector IV, (e) Sector V, and (f) Sector VI	55
3.12	Topology Circuit of Three-Level Cascaded H-Bridge Multilevel Inverter	57
3.13	Simplified Three-Level H-Bridge Inverter (for any Phase)	58
3.14	Voltage Vectors in the Three-Level CHMI Obtained in (3.35) and (3.36) for Every Switching State Possibility ( $S_{a1} S_{a2} S_{b1} S_{b2} S_{c1} S_{c2}$ )	59



3.15	Definition of Triangle ( $\Delta_j = \Delta_0, \Delta_1, \Delta_2$ and $\Delta_3$ ) for Every Sector	61
3.16	Definition of Reference Voltage Vector for Every Triangle ( $\Delta_0, \Delta_1, \Delta_2$ and $\Delta_3$ )	63
3.17	Determination of Triangular ( $\Delta_0, \Delta_1, \Delta_2$ and $\Delta_3$ ) for Every Sector	65
3.18	Generation of Switching Status ( $S_{a1}, S_{a2}, S_{b1}, S_{b2}, S_{c1}$ and $S_{c2}$ ) based on the Pre-Switching States and Duty Ratios for Sector I in Every Triangle (a) $\Delta_1$ , (b) $\Delta_2$ , (c) $\Delta_3$ and (d) $\Delta_4$	69
3.19	Topology Circuit of Five-Level Cascaded H-Bridges Multilevel Inverter	71
3.20	Simplified Five-Level H-Bridge Inverter (for any Phase)	71
3.21	Definition of Triangle ( $\Delta_j = \Delta_0, \Delta_1, \Delta_2, \dots, \Delta_{15}$ ) for Every Sector	72
3.22	Simulation Model of Space Vector Modulation (e.g. for Five-Level CHMI)	74
3.23	Simulation Model of Three-Phase Generator (at <i>Subsystem1</i> )	75
3.24	Simulation Model of Three- to Two-Phase Transformation (at <i>Subsystem2</i> )	76
3.25	Simulation Model of Duty Ratios Calculator (at <i>Subsystem3</i> )	77
3.26	Simulation Model of Pre-Switching States Generator (at <i>Subsystem4</i> )	78
3.27	Simulation Model of Power Inverter Circuits for Five-Level	79
3.28	Replaced Five-Level to Two-Level of Triangle ( $\Delta_j = \Delta_1$ ) for Every Sector	81
3.29	Replaced Five-Level to Three-Level of Triangle ( $\Delta_j = \Delta_0, \Delta_1, \Delta_2, \Delta_3$ ) for Every Sector	82
3.30	Experimental Setup	84
3.31	Flowchart of Applaid FPGA in Quartus II Program	86
3.32	Block Diagram of Blanking Time Generation for $x$ -Phase	88
3.33	Timing Diagram of Blanking Time Generation for $x$ -Phase and	89
3.34	Photograph of FPGA for Circuits, Cascaded H-Bridge Multilevel Inverter and Gate Driver e.g. for Five-Level	90
3.35	Terco MV 1101 Load Reactor	91

4.1	Comparison for Five-level Inverter THD and Fundamental output voltage for Various Sampling Times (a) $DT_2 = 5 \mu s$ , (b) $DT_2 = 20 \mu s$ and (c) $DT_2 = 50 \mu s$	96
4.2	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.3$ for (a) Simulation Results for two-Level Inverters, (b) Experimental results for tow-level inverters	100
4.3	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.6$ for (a) Simulation Results for two-Level Inverters, (b) Experimental results for tow-level inverters	102
4.4	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.9$ for (a) Simulation Results for two-Level Inverters, (b) Experimental results for tow-level inverters	104
4.5	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.3$ for (a) Simulation Results for three-Level Inverters, (b) Experimental results for three-level inverters	106
4.6	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.6$ for (a) Simulation Results for three-Level Inverters, (b) Experimental results for three-level inverters	108
4.7	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.9$ for (a) Simulation Results for three-Level Inverters, (b) Experimental results for three-level inverters	110
4.8	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.3$ for (a) Simulation Results for five-Level Inverters, (b) Experimental results for five-level inverters	112

4.9	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.6$ for (a) Simulation Results for five-Level Inverters, (b) Experimental results for five-level inverters	114
4.10	Simulation and Experimental Results of Phase Voltage and its Frequency Spectrum when Modulation Index $M_i = 0.9$ for (a) Simulation Results for five-Level Inverters, (b) Experimental results for five-level inverters	116

## LIST OF ABBREVIATIONS

VSI	Voltage source inverter
SPWM	Sinusoidal pulse width modulation
FOC	Field oriented control
DSC	Direct self-control
TD	Sampling time
AC	Alternating current
DC	Direct current
UPS	Uninterruptible power supply
CSI	Current source inverter
HVDC	High voltage direct current
DSP	Digital signal processor
ADC	Analog digital converter
DAC	Digital analog converter
FPGA	Field programmer gate array
SVM	Space vector modulated
UB	Upper band
LB	Lower band
IGBT	Insulated gate bipolar transistor
CHMI	Cascaded H-bridge multilevel inverter
NPCMI	Neutral point clamp multilevel inverter

FCI	Flying capacitor inverter
PWM	Pulse width modulator
THD	Total harmonic distortion
PI	Proportional integral
IPD	In-phase disposition
POD	Phase opposition disposition
APOD	Alternate phase opposition disposition

# CHAPTER 1

## INTRODUCTION

### 1.1 Research Background

Voltage Source Inverters (VSI) have evolved as the most popular power conversion for many AC drive applications. The involvement of VSI is in line with the development of various Pulse Width Modulation (PWM) algorithms supported by the advent of solid-state switching device technologies, fast digital signal processors, Field Programmable Gate Arrays (FPGA) and microcontrollers which are used to generate a PWM signals for real-time applications. Since a few decades ago, several PWM algorithms were developed to improve some performances of VSI such as high-power efficiency (Abu Bakar Siddique et al., 2015, Edpuganti and Rathore, 2015, Tong et al., 2015, Youssef et al., 2016), high-output voltage (Carrasco and Silva, 2013, Chai et al., 2016, Jana et al., 2013), and low-total harmonic distortion (THD) (Pramanick et al., 2015, Prieto et al., 2014). Apparently, the research about VSI has not reached to the state of saturation, as novel or simplified PWM methods is still continued to emerge for various topology inverter circuits and multilevel inverters (Gupta et al., 2016, Liu et al., 2016, Lopez et al., 2016, Narimani et al., 2016, Sakthisudhursun et al., 2016, Tan et al., 2016, Yi et al., 2016). Through various types of modulation strategies or PWM methods, a Space Vector Modulation (SVM) technique has received wide acceptance due to several advantages such as higher output voltages, lower THD, high-efficiency and flexible to be implemented in vector control



systems (Chai et al., 2016, Kai et al., 2016, Liu et al., 2016, Thomas et al., 2015, Zheng et al., 2016, Zhifeng et al., 2010).

## 1.2 Problem Statements


In general, the conventional two-level inverter using Sinusoidal PWM (SPWM) technique poses several problems, as reported in literature review, which can be listed as follows:

- low voltage capability, (Meng et al., 2004, Adeel et al., 2009)
- high rate of change of voltage, i.e.  $dv/dt$ , (Meng et al., 2004)
- high Total Harmonic Distortions (THD), (Darshan et al., 2008)
- large size of filter, (Adeel et al., 2009)
- low output voltage, i.e. SPWM technique cannot fully utilize the DC link voltage  $V_{dc}$ , (Meng et al., 2004)


The use of two-level inverter is somehow not suitable for high voltage applications because the switching devices may suffer from voltage stress and hard switching introduced (Das and Narayanan, 2012), particularly at high switching frequency operations. In two-level inverter, the number of voltage vectors is limited to eight, i.e. two zero vectors (with zero magnitude) and six active vectors (each vector has the same magnitude of  $(2V_{dc}/3)$ ), hence, the switching of the vectors might lead to larger  $dv/dt$  and higher harmonic distortions. Therefore, large size of filter is required to eliminate the harmonics in obtaining high-quality of AC voltage waves, i.e. close to sinusoidal wave. In addition, the output voltage obtained in SPWM technique cannot be extended until the six-step voltage achieves excellent dynamic control and improves power output of electrical drive systems. The implementation of SPWM is also not suitable for vector control of induction motor, as the technique needs to control three-phase quantities which are not flexible to improve dynamic performances.

Ultimately, all the above problems can be minimized by employing SVM technique in multilevel inverters.

However, to implement the SVM technique with multilevel inverter is not as easy as two - level inverters. The increment number of inverter levels will increase the complexity of SVM equation which contributes to computational processing burden. This thesis emphasized the potentials errors in computing the SVM algorithms because of larger sampling time and DSP controller using during the implementation of hardware. That will produce inappropriate output voltage which may lead to higher THD and lower fundamental. The higher THD and lower fundamental can be demonstrated by simulation results as shown in Figure 1.1. In this case, the sampling time of space vector modulator was set to a larger value, i.e.  $DT = 50\mu s$  and DSP controller. The simulation results showed that a larger value of sampling time utilized a two-level inverter because the phase voltage had a 109.04% THD and 38.42V fundamental output voltage. Obviously, the higher THD and lower fundamental output voltage resulted because of larger sampling time and DSP controller. Moreover, it also caused the space vector modulator to produce inappropriate switching vectors; where the phase voltage was distorted.



(a)



(b)

Figure 1.1: Simulation Results of FFT analysis for (a) Phase Voltage (b) THD% and Fundamental Phase Voltage

### 1.3 Objectives of Research

The main objectives of the thesis are as follows:

- i. To develop the SVM technique for two-level, three-level and five-level inverter.
- i. To implement the SVM technique for multilevel inverter by using FPGA controller with minimum sampling time.
- ii. To investigate the performance of five-level inverter for the minimization of total harmonic distortion (THD) of the output voltage.

## 1.4 Scopes of Work

The scopes of work involve evaluating performances and verifying improvements of using multilevel inverters to investigate the performance effect of SVM with various levels of inverters and sampling times. In addition, the most practical and acceptable SVM technique for multilevel inverter is also implemented. Then, the improvements are validated through simulation or/and experimental results.

## 1.6 Thesis Contributions

This thesis evaluates the performances of the total harmonic distortion (THD), the fundamental output voltage for two-level inverter, three-level and five-level Cascaded H-Bridge Multilevel Inverters (CHMI). The Space Vector Modulation (SVM) is used through simulation and experimental results. This thesis will reveal that the computational burden of SVM algorithm can be minimized and it is possible to be implemented, minimum sampling time. The contributions of the thesis are as follows:

- I. revealing the potential errors in executing SVM algorithms because of poor linearity and larger sampling time which can be restricted by employing a greater number of inverter levels. The results show that the error obtained in the five-level cascaded H-Bridge multilevel inverters (CHMI) is restricted to one-sixteen of that obtained in two-level inverter, in other words, the error reduction is 93.75% from that resulted in the two-level inverter,
- II. highlighting the restriction of error in multilevel inverters (e.g. five-level CHMI), giving a minimum of THD voltage. If the larger sampling time should be used, due to limitation of processor and computation of complex control algorithm, it is suggested that greater number of inverter levels are employed to gain slightly small and acceptable error,