

NANO EXPRESS

Open Access



# Formation and Evaluation of Silicon Substrate with Highly-Doped Porous Si Layers Formed by Metal-Assisted Chemical Etching

Yijie Li<sup>1</sup>, Nguyen Van Toan<sup>2</sup>, Zhuqing Wang<sup>1</sup>, Khairul Fadzli Bin Samat<sup>3</sup> and Takahito Ono<sup>1,2\*</sup>

## Abstract

Porous silicon (Si) is a low thermal conductivity material, which has high potential for thermoelectric devices. However, low output performance of porous Si hinders the development of thermoelectric performance due to low electrical conductivity. The large contact resistance from nonlinear contact between porous Si and metal is one reason for the reduction of electrical conductivity. In this paper, *p*- and *n*-type porous Si were formed on Si substrate by metal-assisted chemical etching. To decrease contact resistance, *p*- and *n*-type spin on dopants are employed to dope an impurity element into *p*- and *n*-type porous Si surface, respectively. Compared to the Si substrate with undoped porous samples, ohmic contact can be obtained, and the electrical conductivity of doped *p*- and *n*-type porous Si can be improved to 1160 and 1390 S/m, respectively. Compared with the Si substrate, the special contact resistances for the doped *p*- and *n*-type porous Si layer decreases to 1.35 and 1.16 mΩ/cm<sup>2</sup>, respectively, by increasing the carrier concentration. However, the increase of the carrier concentration induces the decline of the Seebeck coefficient for *p*- and *n*-type Si substrates with doped porous Si samples to 491 and 480 μV/K, respectively. Power factor is related to the Seebeck coefficient and electrical conductivity of thermoelectric material, which is one vital factor that evaluates its output performance. Therefore, even though the Seebeck coefficient values of Si substrates with doped porous Si samples decrease, the doped porous Si layer can improve the power factor compared to undoped samples due to the enhancement of electrical conductivity, which facilitates its development for thermoelectric application.

**Keywords:** Porous Si, Metal-assisted chemical etching, Spin on dopant, Thermoelectric, Power factor

## Introduction

Nowadays, thermoelectric energy conversion, which can convert a wasted heat into an electrical energy, is regarded as an important technology to alleviate the pressure of energy shortage by increasing the energy utilization efficiency [1]. Especially, various sensor applications are highly demanded for future information communication society [2, 3]. Microfabrication technologies based on thermoelectric materials have been studied to realize highly efficient and compact thermoelectric devices

[4–6]. The thermoelectric performance of thermoelectric materials is evaluated by the figure of merit  $ZT = \delta S^2 T / \kappa$ , where  $\delta$  is electrical conductivity,  $S$  Seebeck coefficient,  $T$  absolute temperature, and  $\kappa$  thermal conductivity [7]. The power factor,  $\delta S^2$ , is the maximum generated power output of a material and thus is used to estimate its output performance.

Common thermoelectric materials, such as Bi<sub>2</sub>Te<sub>3</sub> and Sb<sub>2</sub>Te<sub>3</sub>, contain rare and toxic materials, which make the large-scale production difficult. Si is considered as one of alternative candidates to apply to thermoelectric devices because it is abundant and widely used in semiconductor industry [8]. However, Si is not ideal thermoelectrical material due to its high thermal conductivity (~150 W/mK) and low  $ZT$  value (0.006) [9]. Recently,

\*Correspondence: ono@nme.mech.tohoku.ac.jp

<sup>1</sup> Department of Mechanical Systems Engineering, Tohoku University, Aoba-ku Sendai 980-8579, Japan

Full list of author information is available at the end of the article

nanostructured Si has been proved to decrease the thermal conductivity to 1.6 W/mK and then improve the  $ZT$  value to 0.6 at 300 K [10]. Thermoelectrical generators based on Si nanowires are successfully fabricated recently [11, 12]. However, the performance of those thermoelectric generators is still low because the Si nanowire arrays are hard to guarantee the uniform diameter and smooth surface, which are strongly related to the  $ZT$  value.

Porous Si, as one of Si nanostructures, is regarded as one of candidates for thermoelectrical materials from theoretical and experimental works [13–15]. However, inadequate output performance of porous Si limits its development of thermoelectrical devices due to its low electrical conductivity. Many works found that the electrical contact between a metal and the porous Si shows nonlinear behavior due to the potential energy barrier between metal and porous Si [16, 17]. The reason is that the large surface states on porous Si and surface trapping effect cause the depletion of the carriers concentration on the surface of the porous Si [18]. It is a challenge for fabricating thermoelectrical generators because a large parasitic loss arises from the electrical resistance at the interface [19]. In addition, this increase of the barrier also decreases the apparent electrical conductivity of porous Si to several orders of magnitude compared to that of bulk Si, resulting in low power factor [20].

Impurity doping using a spin on dopant (SOD) is one surface modification method to increase the electrical conductivity by increasing the carrier concentration on Si surface. Unlike ion implantation, impurity doping with SOD is less damage process [21]. Some works have indicated that a Si nanowire doped by SOD exhibits a high electrical conductivity [22, 23]. Boor et al. found that the electrical conductivity of a porous Si film formed by the electrochemical method can be enhanced after doping with SOD [24]. However, the electrical contact characteristic of porous Si doped with SOD is not investigated in previous studies and is an important parameter for thermoelectric devices. Moreover, the investigation of SOD doping effect on the output performance of Si substrate with porous Si layer is rare. Different from the electrochemical method, we used metal-assisted chemical etching (MACE) to form porous Si. MACE is a simple and mass-producible method using a wet-etching technique, which can synthesize diverse nanostructures including Si nanowire and porous Si [25–27]. Moreover, it can form straight nanopores at faster etching rate than that of other methods.

In this study,  $p$ - and  $n$ -type Si substrate with porous Si layers were formed by MACE, and the Seebeck coefficient, electrical conductivity and electrical contact were evaluated on the porous Si layers doped with different types of SOD. First, the Seebeck coefficient of  $p$ - and

$n$ -type porous Si formed by MACE were investigated and the carrier concentration of the doped layer with SOD was evaluated to verify the doping effect. Then, the electrical conductivities and contact characteristics of Si substrates with doped porous Si layers were measured using current–voltage characteristics. Moreover, the electrical contact between metal and doped porous Si layer was evaluated in terms of special contact resistance. Finally, the power factors of  $p$ - and  $n$ -type Si substrates with doped porous Si layers were evaluated and compared with undoped samples.

## Methods

(100)-oriented  $p$ -type (10.0 m $\Omega$ -cm) and  $n$ -type (10.0 m $\Omega$ -cm) Si substrates with a size of  $2 \times 2$  cm<sup>2</sup> were sequentially cleaned in acetone, ethanol, deionized water and piranha solution (H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> in the volume ratio of 2:1). Then, the  $p$ - and  $n$ -type porous Si layers were formed on the Si substrates by MACE process as follows. First, Si substrates were immersed in a mixture of 0.14 M HF and  $5 \times 10^{-4}$  M AgNO<sub>3</sub> solutions for 7 min at room temperature. In this procedure, Ag nanoparticles, with a diameter ranging from 80 to 180 nm, were deposited on the Si surface, as shown in Fig. 1. Next, Si substrates deposited with Ag nanoparticles were immersed in an etching solution containing of 25 ml of 49% HF solution, 10 ml of 35% H<sub>2</sub>O<sub>2</sub> solution, and 5 ml of deionized water in a volume ratio of 5:2:1 at room temperature. The etching reaction proceeds with electrical local anodization and oxide removal processes. The Ag nanoparticles immediately oxidize the Si surface at the interface by local anodization, and the oxide is etched by HF in the solution. As the etching proceeds, the Ag nanoparticles penetrate into Si for further etching. Hence, a porous Si layer is formed. It is reported that the porous formation rate for  $p$ -type Si is slower than that for  $n$ -type Si [28]. The thickness of porous Si is controlled by etching time. In our experiments, the etching time of  $p$ -type Si is selected to be 2 min 40 s while that of  $n$ -type Si is processed for 2 min to obtain around 20  $\mu$ m porous Si film. Finally, the Si substrates were cleaned by 10% nitric acid to remove the Ag nanoparticles followed by deionized water cleaning. The porosity of porous Si layer is defined as follows,

$$\text{Porosity} = \frac{m_1 - m_2}{\rho v} \quad (1)$$

where  $m_1$  is the mass of the initial sample,  $m_2$  is the mass of the sample after formation of the porous Si layer,  $\rho$ ,  $v$  is the density and volume of the original etched single-crystal Si layer. The morphologies of the porous Si film were observed by field emission scanning electron microscopes (FE-SEM).






Figure 2a, b depicts the cross-sectional images of *p*- and *n*-type porous Si films formed by MACE. The thickness of *p*- and *n*-type porous Si films is approximately 20  $\mu\text{m}$ , which is adjusted by the etching time. The average pore diameters of *p*- and *n*-type porous Si films are 130 nm and 125 nm, respectively, and the porosities of *p*- and *n*-type porous Si films are 35% and 31%, respectively.

The impurities of boron or phosphorous were doped into the porous Si layer to form *p*-type or *n*-type Si layer, respectively, using a SOD (Filmtronics Inc. USA). SOD was coated on the surface by spin coating at 3000 rpm for 30 s. Then, the sample was baked at 110  $^{\circ}\text{C}$  for 15 min to harden the SOD film. Afterward, the samples were put into a quartz tube furnace and annealed at 1100  $^{\circ}\text{C}$  for 3 h in  $\text{N}_2$  environment to diffuse the dopant atoms into porous Si. Finally, the samples were immersed into a HF solution to remove  $\text{SiO}_2$  and clean up the surface. To validate the doping effect on the porous Si layer, the carrier concentration of undoped and doped porous Si layer was measured by a Hall Effect measurement system [17].

Two metal electrode patterns were separately formed on the porous Si film and the backside of the Si substrate for the measurement of the cross-plane Seebeck coefficient of the samples at room temperature, as shown in Fig. 3a. The porous Si layer was formed on the half area of the Si wafer, and the remained part of Si was etched by 30  $\mu\text{m}$  in depth using deep reactive ion etching (RIE). Then, 1- $\mu\text{m}$ -thick  $\text{SiO}_2$  film was deposited on the surface by tetraethoxysilane chemical vapor deposition (TEOS-CVD) to decrease the heat loss to ambient atmosphere. Two  $1 \times 1 \text{ mm}^2$  square contact windows were formed on the  $\text{SiO}_2$  film. After that, two  $1 \times 2 \text{ mm}^2$ -rectangular 300-nm-thick Ti-Au electrodes were formed by electron beam evaporation for contact pads. Finally, two commercial Peltier elements were contacted with the Si substrate for creating temperature gradient along in-plane direction. The temperatures  $T_1$  and  $T_2$  at two electrodes were measured by thermocouples and the difference of temperature  $\Delta T$  were obtained. The generated voltage  $\Delta V$  was measured by an electrometer. The Seebeck coefficient of the sample was obtained from equation below:





**Fig. 3** a Illustration of the device for the Seebeck coefficient measurement; illustration of the device for the electrical conductivity and special contact resistant measurement: **b** Si substrate; **c** Si substrate with porous Si layer


$$S = -\frac{\Delta V}{\Delta T} \tag{2}$$

The current ( $I$ )–voltage ( $V$ ) characteristics were measured for  $p$ -type bulk Si,  $n$ -type bulk Si, and doped/undoped porous Si using lateral and vertical measurement configurations, as shown in Fig. 3b, c. Three 200-nm-thick Al electrodes (‘1,’ ‘2,’ ‘3’) with a size of  $0.6 \times 0.6 \text{ mm}^2$  were formed on the top side of bulk Si samples and also an Al electrode (‘4’) was formed on back side as well, as shown in Fig. 3b. In order to make the electrical contact a copper wire was glued on the electrode ‘4’ using a silver paste. The center-to-center distance between Al electrodes ‘12,’ ‘23,’ ‘13’ were 0.2, 0.3, 0.56 cm, respectively. The bulk Si samples were annealed at  $450 \text{ }^\circ\text{C}$  for 30 min to confirm the ohmic contact between Al and Si. To measure special contact resistance, the lateral resistances among three electrodes were measured using a high-sensitive probe. To measure vertical electrical conductivity of the bulk Si substrate, the electrical conductance between Al electrodes ‘2’–‘4’ was measured. To measure the electrical properties of the porous Si samples with and without doping, a  $2\text{-}\mu\text{m}$ -thick  $\text{SiO}_2$  layer was deposited on the porous Si film by tetraethyl orthosilicate CVD (TEOS-CVD) to avoid the mechanical damage to the porous Si layer from the electrical probe. Three  $0.6 \times 0.6 \text{ mm}^2$   $\text{SiO}_2$  windows were formed by etching the  $\text{SiO}_2$  layer partly using a buffered HF to make electrical contact. Then, three  $1.0 \times 0.6 \text{ mm}^2$  Al electrodes were formed on the  $\text{SiO}_2$  layer together with the  $\text{SiO}_2$  windows, as

shown in Fig. 3c. Thus, the probe can physically contact with the extended Al electrodes to make electric contact to the porous Si film.

### Results and Discussion

Figure 4 shows that the generated voltage versus temperature difference on the Si substrate with doped and undoped porous Si samples. The calculated Seebeck coefficient values of different samples were shown in Table 1. The Seebeck coefficient for the bulk  $p$  and  $n$ -type Si are  $450$  and  $485 \text{ }\mu\text{V/K}$ , respectively, and the Seebeck coefficient for  $p$  and  $n$ -type Si substrates with



**Fig. 4** Generated voltage versus temperature difference on Si substrates with the doped and undoped  $n$  and  $p$ -type porous Si layers

**Table 1** Seebeck coefficient, electrical conductivity, special contact resistance and power factor of *p* and *n*-type bulk Si and Si substrate with undoped and doped porous Si samples at room temperature

	Bulk <i>p</i> -Si	Bulk <i>n</i> -Si	Undoped <i>p</i> -porous Si	Undoped <i>n</i> -porous Si	Doped <i>p</i> -porous Si	Doped <i>n</i> -porous Si
Seebeck ( $\mu\text{V}/\text{K}$ )	450 $\pm$ 6	485 $\pm$ 8	696 $\pm$ 6	650 $\pm$ 7	491 $\pm$ 10	480 $\pm$ 10
Electrical conductivity ( $\text{S}/\text{m}$ )	10,000	10,000	150 $\pm$ 10	385 $\pm$ 12	1160 $\pm$ 3	1390 $\pm$ 3
Special contact resistance ( $\text{m}\Omega\text{-cm}^2$ )	1.88	1.25	–	–	1.35	1.16
Power factor [ $\mu\text{W}/(\text{m K}^2)$ ]	2025	2304	73	162	280	320

the undoped porous Si sample shows higher values of 696 and 650  $\mu\text{V}/\text{K}$ , respectively. This reason of the Seebeck coefficient difference is due to the energy filtering effect and surface scattering effect [29–31]. After the doping process, the Seebeck coefficient of *p* and *n* type Si substrates with the doped porous Si samples decreases to 491 and 480  $\mu\text{V}/\text{K}$  because of the increase of the carrier concentration on the doped porous Si layers. However, for whole doped porous Si sample, the doped porous Si layer is thin and the remaining part of porous Si layer is still undoped. Therefore, even though the carrier concentration of doped porous Si layer is higher than that of bulk Si, the Seebeck coefficient of whole doped porous Si sample (doped porous Si layer + undoped porous Si layer) is close to that in the bulk Si samples.

In general, the Seebeck coefficient is composed of the charge diffusion part  $S_d$  and phonon drag part  $S_{ph}$ . Because all samples are highly doped ( $\sim 10^{18}$ ) and the measurements are taken at room temperature, the  $S_{ph}$  value is far smaller than  $S_d$ , resulting in  $S \approx S_d$  [32]. Thus, the Seebeck coefficient can also be shown as fellows [33],


$$S = \frac{8\pi^2 k_B^2 T}{3qh^2} m^* \left( \frac{\pi}{3n} \right)^2 \quad (3)$$

where  $k_B$  is Boltzmann constant,  $h$  is Planck constant,  $T$  is absolute temperature,  $m^*$  is state effective mass,  $q$  is the electron charge and  $n$  is the carrier concentration. Therefore, carrier concentration  $n$  is an important factor that determines the value of Seebeck coefficient.

To better understand the relationship between the carrier concentration and Seebeck coefficient, the carrier concentration of *p* and *n*-type doped and undoped porous Si layers was measured by Hall measurement. The carrier concentration of *p* and *n*-type undoped porous Si layers are found to be  $1.3 \times 10^{18}$  and  $1.35 \times 10^{18} \text{ cm}^{-3}$ , respectively, while the carrier concentration of *p*- and *n*-type doped porous Si layer are increased to  $4.6 \times 10^{19}$  and  $2.3 \times 10^{19} \text{ cm}^{-3}$  after SOD doping. As the reference, the carrier concentration of *p*- and *n*-type Si substrate are  $2.3 \times 10^{19}$  and  $9.0 \times 10^{18} \text{ cm}^{-3}$ , respectively. The Seebeck coefficient of Si substrate with doped porous Si samples

decreases due to the increasing of carrier concentration caused by doped porous Si layer.

Figure 5a depicts the  $I$ – $V$  curves of *p*- and *n*-type bulk Si layers along the wafer thickness direction. The total resistances of *p*- and *n*-type bulk Si layers are 1.12 and 0.65  $\Omega$  while the estimated interior resistance of *p*- and *n*-type bulk Si is both only 0.08  $\Omega$ ; thus, the total resistances of *p*- and *n*-type bulk Si layers are mainly determined by contact resistance. Since *p*- and *n*-type bulk Si substrates are both highly doped ( $\sim 10^{19}$ ), the electrical contact between the Al pad and Si substrate would be ohmic contact. However,  $I$ – $V$  characteristics of *p*- and *n*-type Si substrates with undoped porous Si layers exhibit a nonlinear curve, as shown in Fig. 5b. In this case, we defined the electrical conductivity of these samples from the gradient of  $I$ – $V$  curve at particular voltage of 1 V. One of the reasons for this nonlinear behavior is that the surface-to-volume ratio increases in nanostructures and a large number of surface energy states are formed on the surface of undoped porous Si layers, thus the nonlinearity is caused by quantum confinement effect [34]. Unlike bulk Si, the electrons are required to have more energy to travel the Al-porous Si interface, which increases the contact resistance and decreases the total electrical conductivity. Moreover, other factors, such as metastable hydrogenated surface, and natural oxide, have effect on the electrical characteristic of porous Si, which may also contribute to the huge drops of electrical conductivity [35, 36]. After the SOD doping, ohmic contact is obtained for *p*- and *n*-type Si substrates with doped porous Si, as the linear  $I$ – $V$  curve is shown in Fig. 5a, and the electrical conductivities of *p*-type and *n*-type Si substrates with doped porous Si layers increase from 150 to 1160 and 385 to 1390  $\text{S}/\text{m}$ , respectively, as shown in Table 1. The increment of electrical conductivity mainly results from the decrease of the contact resistance because the SOD doping mainly affects the surface of porous Si. After the SOD doping, thin  $p^+$  or  $n^+$  porous Si layers are formed on *p*- and *n*-type porous Si layers, respectively, and the carrier concentration can reach to approximately  $10^{19} \text{ cm}^{-3}$ . Therefore, electrons can tunnel through the interface between Al and doped porous Si regardless of potential barrier [37].



To evaluate the electrical characteristic of the test specimens, the specific contact resistance is evaluated on the basis of transmission line measurement (TLM) theory, which is defined as a contact resistance per unit area [38]. In the TLM theory, the total resistance  $R$  can be calculated by,


$$R = 2R_c + \frac{\rho_i}{A}L \tag{4}$$

where  $R_c$  is the contact resistance,  $\rho_i$  the interior resistivity of the sample,  $L$  the gap between two electrodes, and

$A$  the cross-sectional area. The specific contact resistance  $p_c$  can be defined as  $p_c = R_c \times A$ . Therefore, Eq. 4 can be converted by multiplying area  $A$  into,

$$RA = 2p_c + \rho_i L \tag{5}$$

When the value  $L$  is approaching to 0,  $R$  becomes twice of the contact resistance. Thus,  $p_c$  can be estimated from the relationship between  $RA$  (total resistance multiplied by cross-sectional area) and  $L$ , as shown in Fig. 6. Thus, the specific contact resistance  $p_c$  can be obtained from the half of the extrapolated value at  $L=0$ . Since the  $I$ - $V$



curves are nonlinear, the specific contact resistances of undoped porous Si cannot be measured. The calculated specific contact resistances of *p*- and *n*-type doped porous Si were 1.35 and 1.16 m $\Omega$ -cm<sup>2</sup>, respectively, while *p*- and *n*-type bulk Si was 1.88 and 1.25 m $\Omega$ -cm<sup>2</sup>, respectively. This result shows that *p*- and *n*-type doped porous Si had lower specific contact resistance than *p*- and *n*-type bulk Si. Therefore, compared with Si substrate with undoped porous Si, lower contact resistance between doped porous Si and metal is attributed to the enhancement of electrical conductivity of Si substrate with doped porous Si.

Table 1 shows the power factor of *p*- and *n*-type bulk Si and Si substrates with undoped and doped porous Si layer. Although the Seebeck coefficient of *p*- and *n*-type Si substrates with porous Si both decreases via SOD doping, the power factor increases 4 times to 280  $\mu$ W/(m K<sup>2</sup>) for *p*-type while it increases 2 times to 320  $\mu$ W/(m K<sup>2</sup>) for *n*-type due to the significant increase of the electrical conductivity. In our previous research, the *ZT* value of Si substrates with undoped porous Si can increase 7.3 times larger than that of original bulk Si due to higher Seebeck coefficient (670  $\mu$ V/K) and lower thermal conductivity (3.8 W/mK) [20]. However, further optimization of *ZT* value of Si substrates with undoped porous Si is impeded by relatively low electrical conductivity. Low thermal conductivity can preserve Si even by doping Si because the heat transport is mainly governed by phonons with a mean free path more than 100 nm, and thus, thermal conductivity is mainly lowered by the nanostructuring with porous Si [39]. Moreover, the best *ZT* value of material can be more than 0.1 at room temperature when the carrier concentration is ranging from 10<sup>19</sup> and 10<sup>21</sup> cm<sup>-3</sup> based on Boltzmann transport equation [40]. Therefore, the estimated *ZT* value of Si substrates with doped porous Si can be improved to be approximately 0.1 via SOD doping, which is 5 times larger than that of Si substrate with undoped porous Si (0.02). As the consequence, Si substrates with doped porous Si via SOD doping is concluded to improve its thermoelectric performance.

## Conclusions

Porous Si was synthesized on highly doped *p*- and *n*-type bulk Si using metal-assisted chemical etching (MACE). Surface doping using spin-on-dopant (SOD) was used for improving the electrical properties of *p*- and *n*-type porous Si. Compared to the *p*- and *n*-type Si substrates with undoped porous Si (696 and 650  $\mu$ V/K), the Seebeck coefficient of the *p*- and *n*-type Si substrates with doped porous Si is decreased to 491 and 480  $\mu$ V/K due to the increasing carrier concentration

of doped porous Si layer. Compared with the carrier concentration of *p*- and *n*-type bulk Si (2.25  $\times$  10<sup>19</sup> and 9.03  $\times$  10<sup>18</sup> cm<sup>-3</sup>), the carrier concentration of *p*- and *n*-type undoped porous Si is decreased to 1.3  $\times$  10<sup>18</sup> and 1.35  $\times$  10<sup>18</sup> cm<sup>-3</sup> due to the quantum confinement effect and larger surface area, while the carrier concentration of *p*- and *n*-type doped porous Si is increased to 4.6  $\times$  10<sup>19</sup> and 2.29  $\times$  10<sup>19</sup> cm<sup>-3</sup> after the SOD doping. However, SOD can only be used to dope thin porous Si film. Compared with *p*- and *n*-type undoped porous Si, *p*- and *n*-type doped porous Si increased the electrical conductivity from 150 to 1160 and 385 to 1390 S/m due to the decreasing of contact resistance. Moreover, the ohmic contact can be obtained in *p*- and *n*-type doped porous Si. The special contact resistance between porous Si and Al is decreased to 1.35 and 1.16 m $\Omega$ -cm<sup>2</sup>, which is lower than the contact resistance between bulk Si and Al due to the increasing of carrier concentration. Even though the Seebeck coefficient decreases, the power factor of *p*- and *n*-type Si substrate with doped porous Si is increased to 280 and 320  $\mu$ W/(m·K<sup>2</sup>), respectively, due to the enhancement of the electrical conductivity. Therefore, Si substrate with porous Si formed by MACE after SOD doping increases the electrical conductivity and can improve the thermoelectric performance of porous Si, which is expected to employ for thermoelectrical application.

## Abbreviations

Si: Silicon; MACE: Metal-assisted chemical etching; SOD: Spin on dopant; FE-SEM: Field emission scanning electron microscopes; RIE: Deep reactive ion etching; TEOS-CVD: Tetraethoxysilane chemical vapor deposition; TLM: Transmission line measurement.

## Acknowledgements

This work was supported by Cross-ministerial Strategic Innovation Promotion Program (SIP), Japan (The New Energy and Industrial Technology Development Organization, NEDO). One of the authors, Yijie Li, would like to express his gratitude to Chinese Scholarship Council (CSC) for funding his study in Tohoku University.

## Authors' contributions

Y.J.L. performed the synthesization of the films, structural and morphological characterization. N.V.T. performed the electrical resistivity measurements. Z.Q.W. performed the special contact resistance measurements. K.F.S. performed the carrier concentration measurements. All authors analyzed the results. Y.J.L. wrote the manuscripts. All authors reviewed the manuscripts. T.O. supervised the work and manuscript. All authors read and approved the final manuscript.

## Funding

The cross-ministerial Strategic Innovation Promotion Program (SIP) of The Japanese New Energy and Industrial Technology Development Organization (NEDO).

## Availability of Data and Materials

The datasets used and/or analyzed during the current study are available from the corresponding author on reasonable request.

## Declarations

### Competing Interests

The authors declare that they have no competing interests.

### Author details

<sup>1</sup> Department of Mechanical Systems Engineering, Tohoku University, Aoba-ku Sendai 980-8579, Japan. <sup>2</sup> Micro System Integration Center, Tohoku University, Aoba-ku Sendai 980-8579, Japan. <sup>3</sup> Fakulti Kejuruteraan Pembuatan, Universiti Teknikal Malaysia Melaka, 76100 Durian Tunggal, Melaka, Malaysia.

Received: 19 October 2020 Accepted: 11 April 2021

Published online: 20 April 2021

## References

- Riffat SB, Ma X (2003) Thermoelectrics: a review of present and potential applications. *Appl Therm Eng* 23:913–935
- Ono T, Esashi M (2003) Magnetic force and optical force sensing with ultrathin silicon resonator. *Rev Sci Instrum* 74:5141–5146
- Van Toan N, Miyashita H, Toda M, Kawai Y, Ono T (2013) Fabrication of an hermetically packaged silicon resonator on LTCC substrate. *Microsyst Technol* 19:1165–1175
- Trung NH, Van Toan N, Ono T (2017) Fabrication of  $\pi$ -type flexible thermoelectric generators using an electrochemical deposition method for thermal energy harvesting applications at room temperature. *JMM* 27:125006
- Trung NH, Sakamoto K, Toan NV, Ono T (2017) Synthesis and evaluation of thick films of electrochemically deposited Bi<sub>2</sub>Te<sub>3</sub> and Sb<sub>2</sub>Te<sub>3</sub> thermoelectric materials. *Materials* 10:154
- Samat KF, Trung NH, Ono T (2019) Enhancement in thermoelectric performance of electrochemically deposited platinum-bismuth telluride nanocomposite. *Electrochemical Acta* 312:62–71
- Kanatidis MG (2009) Nanostructured thermoelectrics: the new paradigm. *Chem Mater* 22:648–659
- Manzano CV et al (2016) Anisotropic effects on the thermoelectric properties of highly oriented electrodeposited Bi<sub>2</sub>Te<sub>3</sub> films. *Sci Rep* 6:19129
- Glassbrenner C, Slack GA (1964) Thermal conductivity of silicon and germanium from 3 K to the melting point. *Phys Rev* 134:A1058
- Schierning G (2014) Silicemically nanostructures for thermoelectric devices: a review of the current state of the art. *Phys Status Solidi A* 211(6):1235–1249
- Dávila D et al (2012) Monolithically integrated thermoelectric energy harvester based on silicon nanowire arrays for powering micro/nanodevices. *Nano Energy* 1:812–819
- Lee S, Kim K, Kang DH, Meyyappan M, Baek CK (2019) Vertical silicon nanowire thermoelectric modules with enhanced thermoelectric properties. *Nano Lett* 19:747–755
- Tang J et al (2010) Holey silicon as an efficient thermoelectric material. *Nano Lett* 10:4279–4283
- Lee JH, Galli GA, Grossman JC (2008) Nanoporous Si as an efficient thermoelectric material. *Nano Lett* 8:3750–3754
- Sadeghi H, Sangtarash S, Lambert CJ (2015) Enhanced thermoelectric efficiency of porous silicene nanoribbons. *Sci Rep* 5:9514
- Ben-Chorin M, Möller F, Koch F (1994) Nonlinear electrical transport in porous silicon. *Phys Rev B* 49(4):2981–2984
- Simons A, Cox T, Uren M, Calcott P (1995) The electrical properties of porous silicon produced from n+ silicon substrates. *Thin Solid Films* 255:12–15
- Beale M, Benjamin J, Uren M, Chew N, Cullis A (1985) An experimental and theoretical study of the formation and microstructure of porous silicon. *J Cryst Growth* 73:622–636
- Liu W, Jie Q, Kim HS, Ren Z (2015) Current progress and future challenges in thermoelectric power generation: from materials to devices. *Acta Mater* 87:357–376
- Li YJ, Van Toan N, Wang Z, Samat KF, Ono T (2020) Thermoelectrical properties of silicon substrates with nanopores synthesized by metal-assisted chemical etching. *Nanot.* <https://doi.org/10.1088/1361-6528/ab8fe1>
- Peng C et al (1994) Ion implantation of porous silicon. *Appl Phys Lett* 64:1259–1261
- Sadhu JS et al (2014) Controllable doping and wrap-around contacts to electrolessly etched silicon nanowire arrays. *Nanotechnology* 25:375701
- Xu B, Fobelets K (2014) Spin-on-doping for output power improvement of silicon nanowire array based thermoelectric power generators. *J Appl Phys* 115:214306
- De Boor J et al (2012) Thermoelectric properties of porous silicon. *Appl Phys A* 107:789–794
- Van Toan N, Inomata N, Toda M, Ono T (2018) Ion transport by gating voltage to nanopores produced via metal-assisted chemical etching method. *Nanotechnology* 29:195301
- Van Toan N, Toda M, Ono T (2016) High aspect ratio silicon structures produced via metal-assisted chemical etching and assembly technology for cantilever fabrication. *IEEE Trans Nanotechnol* 16:567–573
- Van Toan N et al (2019) Low cost and high-aspect ratio micro/nano device fabrication by using innovative metal-assisted chemical etching method. *Adv Eng Mater* 21:1900490
- Zhang ML et al (2008) Preparation of large-area uniform silicon nanowires arrays through metal-assisted chemical etching. *J Phys Chem C* 112:4444–4450
- Valalaki K, Benech P, Nassiopoulou AG (2016) High Seebeck coefficient of porous silicon: study of the porosity dependence. *Nanoscale Res Lett* 11:201
- Yamamoto A, Takazawa H, Ohta T (1999) Thermoelectric transport properties of porous silicon nanostructure. In: Eighteenth international conference on thermoelectrical proceedings, ICT'99 (Cat. No.99TH8407), vol 7. IEEE, pp 428–431
- Li H, Yu Y, Li G (2014) Computational modeling and analysis of thermoelectric properties of nanoporous silicon. *J Appl Phys* 115:124316
- Krali E, Durrani ZA (2013) Seebeck coefficient in silicon nanowire arrays. *Appl Phys Lett* 102:143102
- Mao J, Liu Z, Ren Z (2016) Size effect in thermoelectric materials. *npj Quantum Mater* 1:10628. <https://doi.org/10.1038/npjquantmats.2016.28>
- Bisi O, Ossicini S, Pavesi L (2000) Porous silicon: a quantum sponge structure for silicon based optoelectronics. *Surf Sci Rep* 38:1–126
- Tsai C et al (1991) Thermal treatment studies of the photoluminescence intensity of porous silicon. *Appl Phys Lett* 59:2814–2816
- Petrova E, Bogoslovskaya K, Balagurov L, Kochoradze G (2000) Room temperature oxidation of porous silicon in air. *Mater Sci Eng B* 69:152–156
- Yu AYC (1970) Electron tunneling and contact resistance of metal-silicon contact barriers. *Solid-State Electron* 13(2):239–247
- Reeves G, Harrison H (1982) Obtaining the specific contact resistance from transmission line model measurements. *IEDL* 3:111–113
- Minnich AJ et al (2011) Thermal conductivity spectroscopy technique to measure phonon mean free paths. *Phys Rev Lett* 107:095901
- Hinsche N, Mertig I, Zahn P (2012) Thermoelectric transport in strained Si and Si/Ge heterostructures. *J Phys Condens Matter* 24:275501

## Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.