

Faculty of Electrical Engineering



Wail Ali Ali Saleh

Master of Science in Electrical Engineering

IMPLEMENTATION OF NEAREST LEVEL CONTROL METHOD FOR SINGLE-PHASE TRANSISTOR-CLAMPED H-BRIDGE MULTILEVEL INVERTER

WAIL ALI ALI SALEH



UNIVERSITI TEKNIKAL MALAYSIA MELAKA

DECLARATION

I declare that this thesis entitled "Implementation of Nearest Level Control Method for Single-Phase Transistor-Clamped H-Bridge Multilevel Inverter" is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in candidature of any other degree.



APPROVAL

I hereby declare that I have read this thesis and in my opinion this thesis is sufficient in terms of scope and quality for the award of Master of Science in Electrical Engineering.



DEDICATION

I dedicate this work to my beloved parents and family for their endless love, support, encouragement and sacrifices.

I also dedicate this work to my best friend, Mr. Md Nazmul Islam Sarkar, for his support,

encouragement and guidance.



ABSTRACT

Multilevel Inverters (MLIs) are gaining particular interest among researchers and in the industrial sector owing to their widespread applications and numerous features. Transistor-Clamped H-Bridge (TCHB) MLI has received increasing research attention due to its advantage in producing high-quality output using a reduced number of switches and DC voltage sources compared with other conventional MLI topologies. With regard to the modulation technique, High Switching Frequency (HSF) modulations suffer from high switching losses, making them unsuitable for high-power applications. For such applications, Low Switching Frequency (LSF) modulations, such as Nearest Level Control (NLC), are more efficient as they operate at low frequency and thus reduce switching losses significantly. NLC is a simple method in its concept and implementation. The main aim of this study is to implement the proposed NLC method to a single-phase TCHB MLI with symmetrical and asymmetrical DC voltage sources and to evaluate its Total Harmonic Distortion (THD) minimization. Two topologies of the TCHB MLI are investigated in this study, which are nine-level symmetrical and thirteen-level asymmetrical TCHB inverters. Adopting an asymmetry for the DC voltage sources of the MLI results in a higher number of output levels. The selected voltage ratio of the DC sources in the asymmetrical topology is 1: 2. The adopted topologies and the proposed control method are modeled through simulations in Matlab/Simulink. The simulation results are verified through experimental tests using an Altera Field-Programmable Gate Array (FPGA). The results show that the topologies and the proposed control method are efficient in achieving high-quality output with an improved THD. The minimum voltage THDs obtained from the experiments are below 8.1 % for the nine-level inverter and below 5.3% for the thirteen-level inverter for different types of load, which almost comply with IEEE Standard 519-2014. The simulation results are in close agreement with the experimental ones. It is concluded that the NLC performs more efficiently for inverters with a higher number of levels and produces better THD results compared with other LSF modulations.

PELAKSANAAN KAEDAH ARAS KAWALAN YANG TERDEKAT UNTUK PENYONGSANG BERTINGKAT TRANSISTOR-DIAPIT JEJAMBAT-H SATU FASA

ABSTRAK

Penyongsang-penyongsang bertingkat memperoleh minat khusus di kalangan penyelidik dan dalam sektor industri kerana penggunaannya yang meluas dan pelbagai ciri. Penyongsang bertingkat transistor-diapit jejambat-H telah mendapat perhatian penyelidikan kerana kelebihannya dalam menghasilkan keluaran yang berkualiti tinggi dengan menggunakan bilangan suis dan sumber voltan arus terus (AT) yang kurang berbanding dengan topologi penyongsang bertingkat lazim yang lain. Merujuk kepada modulasi, modulasi frekuensi pensuisan tinggi mengalami kehilangan pensuisan yang tinggi, membuatkan nya tidak sesuai untuk aplikasi-aplikasi berkuasa tinggi. Untuk aplikasiaplikasi sedemikian, modulasi frekuensi pensuisan rendah, seperti kawalan aras terhampir adalah lebih cekap kerana ia beroperasi pada frekuensi rendah dan dengan itu dapat mengurangkan kehilangan pensuisan dengan ketara. Kawalan aras terhampir adalah satu kaedah yang mudah dalam konsep dan pelaksanaannya. Tujuan utama kajian ini adalah untuk melaksanakan kaedah kawalan aras terhampir yang dicadangkan kepada penyongsang bertingkat transistor-diapit jejambat-H satu fasa dengan sumber-sumber bekalan voltan AT simetri dan tidak simetri dan untuk menilai peminimuman jumlah herotan harmonik. Dua topologi daripada penyongsang bertingkat transistor-diapit jejambat-H diteliti dalam kajian ini, iaitu penyongsang-penyongsang transistor-diapit jejambat-H sembilan tingkat simetri dan tiga belas tingkat tidak simetri. Penggunaan sumber voltan AT tidak simetri menghasilkan bilangan tingkat keluaran yang lebih tinggi. Nisbah sumber voltan AT yang dipilih dalam topologi tidak simetri adalah 1: 2. Topologi-topologi yang digunakan dan kaedah kawalan yang dicadangkan dimodelkan melalui simulasi di dalam Matlab/Simulink, dan hasil simulasi disahkan melalui eksperimen menggunakan tatasusunan get boleh aturcara medan ALTERA. Keputusan menunjukkan bahawa topologi dan kaedah modulasi yang dicadangkan adalah cekap dalam mendapatkan satu keluaran berkualiti tinggi dengan jumlah herotan harmonik yang lebih baik. Jumlah herotan harmonik voltan terendah yang diperoleh daripada eksperimen adalah di bawah 8.1 % untuk penyongsang sembilan tingkat dan di bawah 5.3% untuk penyongsang tiga belas tingkat untuk pelbagai jenis beban, yang hampir mematuhi Piawai IEEE 519-2014. Hasil simulasi sangat hampir dengan hasil eksperimen. Disimpulkan bahawa kaedah kawalan aras terhampir berfungsi dengan lebih cekap untuk penyongsang dengan jumlah tingkat lebih tinggi dan menghasilkan keputusan-keputusan jumlah herotan harmonik yang lebih baik berbanding dengan modulasi frekuensi pensuisan rendah yang lain.

ACKNOWLEDGEMENTS

All praise is to Allah, the Almighty, on whom ultimately, we depend for sustenance and guidance. I would like to express my highest gratitude to my supervisor, Dr. Nurul Ain Mohd Said, for her guidance, motivation and support all along to get this research work done, and to my co-supervisor, Dr. Wahidah Abd Halim, for her guidance and support. They never hesitate to provide me with all the guidance and facilities to push me forward in my research. They gave me the courage to drive my career the perfect way it should be.

My sincere appreciation goes to my best friend, MD Nazmul Islam Sarkar for encouraging me to pursue my studies and supporting me financially throughout the period of my study. Without his encouragement and support, I would have never thought of joining this program and completing it. Special thanks to my friend, Mohammed Abdullah Almorkan, for his generous financial support during my study.

I would like to take this opportunity to thank Dr. Auzani Bin Jiddin for his assistance and guidance in developing the hardware. Special thanks go to Mr. Sahril Bin Bahar, laboratory technician, for providing me with all the necessary requirements for research. I am also grateful to Dr. Mohammed Rasheed and Mohammed Alandoli for their support and encouragement during my research. This research is sponsored by research grant PJP/2019/FKE(1B)/S01665 from Universiti Teknikal Malaysia Melaka.

I would not have been able to complete this without amazing people, for whose help I am immeasurably grateful. My deepest gratitude goes to my dear father, my kindness mother, my wife, my daughters, my brothers and sisters for their endless love, support, patience and good wishes whenever I needed.

Finally, I also would like to thank all my friends who have helped me directly or indirectly in the successful completion of my thesis. Anyone missed in this acknowledgement is also appreciated. I am grateful to everyone who has helped me in my struggle to complete my master's degree.

I could not have done any of this without you. Thanks to you all, much love.

TABLE OF CONTENTS

	1110
DECLARATION	
APPROVAL	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	vii
LIST OF FIGURES	ix
LIST OF ABBREVIATIONS	XV
LIST OF APPENDICES	xvii
LIST OF PUBLICATIONS	xviii

1.	INT	RODUCTION
	1.1	Introduction
	1.2	Research background
	1.3	Research motivation and contributions
	1.4	Problem statement
	1.5	Research objectives
	1.6	Research methodology
	1.7	Scope
	1.8	Thesis outline
2.	LIT	ERATURE REVIEW
	2.1	Introduction
	2.2	Multilevel inverter
	2.3	Multilevel inverter topologies related to the research
		2.3.1 Cascaded H-Bridge (CHB) multilevel inverter 2.3.1.1 Asymmetrical CHB multilevel inverter
		2.3.2 Transistor-Clamped H-Bridge (TCHB) multilevel inverter
		2.3.2.1 Recent advances of TCHB multilevel inverter
		2.3.2.2 Asymmetrical TCHB multilevel inverter
	2.4	Modulation techniques applied for the investigated multilevel inverters
		2.4.1 Multicarrier Pulse Width Modulation (MCPWM)

CHAPTER

2.4.1	Multicarrier Pulse Width Modulation (MCPWM)	25
	2.4.1.1 Phase shifted PWM (PSPWM)	26
	2.4.1.2 Level shifted PWM (LSPWM)	26
2.4.2	Multireference Pulse Width Modulation (MRPWM)	28
2.4.3	Space Vector PWM	29
2.4.4	Selective Harmonic Elimination (SHE) modulation	30
	2.4.4.1 SHE modulation algorithms for CHB MLI.	33
	2.4.4.2 SHE modulation for TCHB MLI	36
2.4.5	Optimized Harmonic Stepped Waveform (OHSW)	37
	=	

- 2.4.6Nearest Vector Control (NVC)382.4.7Nearest Level Control (NLC)39
 - 2.4.7.1 Modified nearest level control techniques

		2.4.7.2 NLC method for asymmetrical CHB MLI	42
		2.4.7.3 NLC Method for other MLI topologies	43
		2.4.7.4 NLC method for asymmetrical TCHB inverter	44
	2.5	Hardware implementation of TCHB MLI	45
	2.6	Power losses	46
	2.7	Summary	49
3.	RES	EARCH METHODOLOGY	50
	3.1	Introduction	50
	3.2	The adopted TCHB MLI topologies	50
		3.2.1 The 9-level symmetrical TCHB inverter	51
		3.2.2 The 13-level A-TCHB inverter topology	54
	3.3	The proposed Nearest Level Control (NLC) method	56
		3.3.1 NLC method for 9-level symmetrical TCHB inverter	57
		3.3.2 NLC method for 13-level A-TCHB inverter	58
	3.4	Analysis of output voltages and harmonics for the adopted	62
	35	Comparison with Selective Harmonic Elimination (SHE) method	64
	3.5	Simulation investigation	68
	5.0	3.6.1 Simulation model of the 9-level TCHB inverter and its	08
		s.o.r Simulation model of the 9-level refib inverter and its	68
		3.6.2 Simulation model of the 13 level A TCHB inverter and its	00
		s.o.2 Simulation model of the 13-level A-Terrb inverter and its	70
	37	Experimental validation	70
	5.7	3.7.1 Processing of switching signals	78
		3.7.2 Blanking time	70
		3.7.3 Clock divider	80
	38	Summary	80
	5.0	Melunde Si Si inversione	00
4.	RES	ULT AND DISCUSSION	82
	4.1	Introduction	82
	4.2	Simulation results	82
		4.2.1 Simulation results for the 9-level symmetrical TCHB	
		inverter	82
		4.2.2 Simulation results for the 13-level A-TCHB inverter	89
	4.3	Experimental results	96
		4.3.1 Experimental results of the 9-level symmetrical TCHB	
		inverter	97
		4.3.2 Experimental results of the 13-level A-TCHB inverter	103
	4.4	Discussion of results	109
	4.5	Comparison with relevant studies from the literature	112
	4.6	Summary	114
5.	CON	ICLUSION	116
	5.1	Introduction	116
	5.2	Conclusion	116
	5.3	Research contributions	118
	5.4	Recommendations for future works	119

REFERENCES APPENDICES



120

132

LIST OF TABLES

TITLE

PAGE

TABLE

2.1	Comparison of various MLI topologies	20
2.2	Five-level TCHB modes of operation	21
2.3	Regions of one output cycle of the TCHB inverter	21
3.1	Switching states of 9-level symmetrical TCHB inverter	52
3.2	Switching states of the two TCHB cells	55
3.3	Switching states of the 13-level A-TCHB inverter	55
3.4	Voltage THD comparison between NLC and SHE methods at	
	minimum THD	68
3.5	Specification of simulation parameters	69
3.6	System parameters of the experimental setup	74
3.7	Induction motor specifications	78
4.1	Number of angles, voltage levels and maximum voltage	
	according to modulation index	86
4.2	Number of angles, voltage levels and maximum voltage	
	according to the modulation index	93
4.3	Voltage THD versus modulation index for the 9-level inverter	99
4.4	Voltage THD versus modulation index for the 13-level inverter	106
4.5	THD comparison for different modulation indices (9-level)	109
4.6	THD comparison of the 13-level A-TCHB inverter for different	
	modulation indices	110
4.7	Summary of simulation and experimental results using R and RL	
	loads	112
4.8	Summary of simulation and experimental results using an	
	induction motor	112

4.9	Comparison	between	NLC	method	and	SHE	method	for	
	minimum obt	ained volt	age TH	łD					113
4.10	Comparison v	with (Sidd	ique et	al., 2019)				114



LIST OF FIGURES

FIGURE TITLE PAGE 2.1 Classification of voltage source inverter 12 2.2 Single-phase five-level MLI (a) NPC, (b) FC and (c) CHB 13 2.3 9-level symmetrical CHB inverter and its output waveform 15 (Rodriguez et al., 2009) 2.4 9-level asymmetric CHB MLI and its output waveforms (Rodriguez et al., 2009) 17 2.5 Single-phase five-level TCHB inverter 19 2.6 Five-level TCHB inverter Output voltage waveform 21 2.7 Asymmetrical TCHB multilevel inverter 23 2.8 Common modulation techniques for multilevel inverters 25 LSPWM carrier arrangements (a) PD, (b)POD and (c)APOD 2.9 (Rodriguez et al., 2009) 27 2.10 Generalized stepped voltage waveform(Rodriguez et al., 2002a) 31 Nearest level selection: (a) waveform synthesis (b) control 2.11 diagram (Kouro et al., 2007) 40 2.12 IGBT conduction and switching losses 47 3.1 Configuration of 9-level symmetrical TCHB inverter 51 3.2 Voltage waveforms of Cell-1, Cell-2 and the overall 9-level inverter, respectively 53 Voltage waveforms of Cell-1, Cell-2 and the overall 9-level 3.3 inverter, respectively (second arrangement). 53 54 3.4 13-level A-TCHB inverter configuration 3.5 Voltage waveforms of Cell-1, Cell-2 and the resulting 13-level inverter, respectively 56 3.6 NLC method waveform synthesis 58

3.7	NLC control diagram	58
3.8	Implementation of the NLC method for 13-level A-TCHB	
	inverter	59
3.9	The control logic for the generation of Cell-1 reference	60
3.10	Generating switching signals for (a) Cell-1 and (b) Cell-2	61
3.11	Generation of gating signals of the switches	61
3.12	(a) Switching angles and (b) Voltage THD against modulation	
	index for 9-level TCHB inverter using NLC method	63
3.13	(a) Switching angles and (b) Voltage THD against modulation	
	index for 13-level A-TCHB inverter using NLC method	64
3.14	(a) Switching angles and (b) Voltage THD against modulation	
	index for 9-level output using SHE method	67
3.15	(a) Switching angles and (b) Voltage THD against modulation	
	index for 13-level output using SHE method	67
3.16	Block diagram of the 9-level symmetrical TCHB inverter	
	simulation	69
3.17	Single TCHB cell (Matlab/Simulink)	69
3.18	Control logic for gate signals of Cell-1 switches of the 9-level	
	TCHB inverter	70
3.19	Control logic for gate signals of Cell-2 switches of the 9-level	
	TCHB inverter TEKNIKAL MALAYSIA MELAKA	70
3.20	Block diagram of 13-level A-TCHB inverter simulation	71
3.21	Control logic for gate signals of Cell-1 switches of the 13-level	
	A-TCHB inverter	71
3.22	Control logic for gate signals of Cell-2 switches of the 13-level	
	A-TCHB inverter	72
3.23	Control logic for generating the Cell-1 reference	72
3.24	The reference and output of Cell-1	73
3.25	The reference and output of Cell-2	73
3.26	Experimental setup	74
3.27	Schematic diagram of the experimental setup	75
3.28	A switching signal after being amplified by the gate drive	76

3.29	Complementary signals (a) Without blanking time and (b) With	
	blanking time	80
4.1	Gating signals for the switches of Cell-1 of the 9-level TCHB	
	inverter	83
4.2	Gating signals for the switches of Cell-2 of the 9-level TCHB	
	inverter	83
4.3	The voltage waveform of Cell-1, Cell-2 and the 9-level inverter,	
	respectively	84
4.4	Simulation results at $M = 1$ using R load (a) Output voltage	
	waveform, (b) Voltage THD, (c) Current waveform and	
	(d) Current THD	85
4.5	Voltage THD versus modulation index for the 9-level TCHB	
	inverter using NLC method	85
4.6	Simulation results at $M = 1.08$ (minimum THD) using R load	
	(a) Output voltage waveform and (b) Voltage THD	86
4.7	(a) Output voltage at $M = 0.75$, (b) Voltage THD at $M = 0.75$,	
	(c) Output voltage at $M = 0.6$ and (d) Voltage THD at $M = 0.6$	87
4.8	Simulation results using RL load ($R=100\Omega$ and $L=18.4$ mH)	
	(a) Current waveform $(M = 1)$, (b) Current THD $(M = 1)$,	
	(c) Current waveform ($M = 1.08$) and (d) Current THD ($M =$	
	U1.08) ERSITI TEKNIKAL MALAYSIA MELAKA	88
4.9	Simulation results using <i>RL</i> load ($R=100\Omega$ and $L=100$ mH) at	
	M = 1 (a) Current waveform and (b) Current THD	88
4.10	Simulation results of the 9-level TCHB inverter using an	
	induction motor at $M = 1.08$ (a) Output voltage waveform,	
	(b) Voltage THD, (c) Current waveform and (d) Current THD	89
4.11	Gating signals for the switches of Cell-1 of the 13-level A-TCHB	
	inverter	90
4.12	Gating signals for the switches of Cell-2 of the overall 13-level	
	A-TCHB inverter.	90
4.13	Voltage waveform of Cell-1, Cell-2 and the overall 13-level	
	inverter, respectively	91

4.14	Simulation results at $M = 1$ using R load (a) Output voltage	
	waveform, (b) Voltage THD, (c) Current waveform and	
	(d) Current THD	92
4.15	Voltage THD versus modulation index for the 13-level A-TCHB	
	inverter using NLC method	92
4.16	Simulation results at $M = 1.044$ (minimum THD) (a) Output	
	voltage waveform and (b) Voltage THD	93
4.17	The inverter output voltage at (a) $M = 0.8$, (b) $M = 0.7$,	
	(c) $M = 0.5$ and (d) $M = 0.4$	94
4.18	Simulation results using RL load ($R = 100\Omega$, $L = 18.4$ mH)	
	(a) Current waveform $(M = 1)$, (b) Current THD $(M = 1)$,	
	(c) Current waveform ($M = 1.044$) and (d) Current THD ($M =$	
	1.044)	95
4.19	Simulation results using RL load ($R = 100\Omega$, $L = 100$ mH)	
	(a) Current waveform and (b) Current THD	95
4.20	Simulation results of the 13-level A-TCHB inverter using an	
	induction motor at $M = 1.044$ (a) Output voltage waveform,	
	(b) Voltage THD, (c) Output current waveform and (d) Current	
4.21	THD Gate signals for the switches of Cell-1 of the 9-level TCHB	96
	inverter (a) Switches S11, S21 and S31 (b) Switches S41 and	
	<i>S</i> 5	97
4.22	Gate signals for the switches of Cell-2 of the 9-level TCHB	
	inverter (a) Switches S12, S22 and S32 (b) Switches S42 and	
	<i>S</i> 52	97
4.23	Output voltage and current waveforms of the 9-level TCHB	
	inverter using R load (a) $M = 1$ and (b) $M = 1.08$	98
4.24	Experimental results at $M = 1$ using R load (a) Voltage THD and	
	(b) Current THD	98
4.25	Experimental results at $M = 1.08$ (minimum THD) using R load	
	(a) Voltage THD and (b) Current THD	99
4.26	Output voltage and current waveforms using R load at	
	(a) <i>M</i> =0.75 (7 levels) and (b) <i>M</i> =0.6 (5 levels)	100

4.27	RMS voltage of the 9-level inverter versus modulation index	100
4.28	Inverter voltage and output current waveforms using RL load at	
	(a) $M = 1$ and (b) $M = 1.08$	101
4.29	Experimental results at $M = 1$ using RL load (a) Voltage THD	
	and (b) Current THD	101
4.30	Experimental results at $M = 1.08$ using RL load (a) Voltage THD	
	and (b) Current THD	102
4.31	Output voltage and current waveforms using a single-phase	
	motor at $M = 1.08$	102
4.32	Experimental results at $M = 1.08$ using single-phase motor	
	(a) Voltage THD and (b) Current THD	103
4.33	Gating signals for the switches of Cell-1 of the 13-level A-TCHB	
	inverter (a) Switches S11, S21 and S31 (b) Switches S41 and	
	\$51	103
4.34	Gate signals for the switches of Cell-2 of the 13-level A-TCHB	
	inverter (a) Switches S12, S22 and S32 (b) Switches S42 and	
	\$52	104
4.35	Output voltage and current waveforms using R load (a) $M = 1$	
	and (b) $M = 1.044$	104
4.36	Experimental results at $M = 1$ using R load (a) Voltage THD and	
	U(b) Current THD EKNIKAL MALAYSIA MELAKA	105
4.37	Experimental results at $M = 1.044$ (minimum THD) using R	
	load (a) Voltage THD and (b) Current THD	105
4.38	Output voltage and current waveforms using R load at	
	(a) $M=0.85$ (11 levels) and (b) $M=0.7$ (9 levels)	106
4.39	RMS voltage of the 13-level A-TCHB inverter against	
	modulation index	106
4.40	Inverter voltage and output current waveforms using RL load at	
	(a) $M = 1$ and (b) $M = 1.044$	107
4.41	Experimental results at $M = 1$, using RL load (a) Voltage THD	
	and (b) Current THD	107
4.42	Experimental results at $M = 1.044$, using <i>RL</i> load (a) Voltage	
	THD and (b) Current THD	108
	X111	

4.43	Output current and voltage waveforms using a single-phase	
	motor at $M = 1.44$	108
4.44	Experimental results at $M = 1.044$ using single-phase motor	
	(a) Voltage THD and (b) Current THD	109
4.45	THD comparison of 9-level TCHB inverter for different	
	modulation indices	110
4.46	THD comparison of 13-level A-TCHB inverter for different	
	modulation indices	111



LIST OF ABBREVIATIONS

APOD	-	Alternate Phase Opposition Disposition
A-TCHB	-	Asymmetrical Transistor-Clamped H-Bridge
CHB	-	Cascaded H-Bridge
CSI	-	Current Source Inverter
DRSC		Double Reference Single Carrier
FACTS	M	Flexible AC Transmissions
FC		Flying Capacitor
FPGA	E.	Field Programmable Gate Array
GA	- 497	Genetic Algorithm
HDL	shl.	Hardware Description Language
HSF		High Switching Frequency
HVDC	U <u>NIVE</u>	High Voltage Direct Current
IGBT	-	Isolated Gate Bipolar Transistor
LSF		Low Switching Frequency
LSPWM	-	Level-Shifted Pulse Width Modulation
LUT	-	Look-up Table
MCPWM	-	Multicarrier Pulse Width Modulation
MLI	-	Multilevel Inverter
MMC	-	Modular Multilevel Converter
mNLM	-	Modified Nearest Level Modulation

MOSFET	-	Metal Oxide Silicon Field Effect Transistor
MRPWM	-	Multireference Pulse Width Modulation
NLC	-	Nearest Level Control
NPC	-	Neutral Point Clamped
NR	-	Newton Raphson
NVC	-	Nearest Vector Control
OHSW	-	Optimized Harmonic Stepped Waveform
OMTHD	-	Optimized Minimization of the Total Harmonic Elimination
PD	-	Phase Disposition
PI	•	Proportional Integral
POD	The W	Phase Opposition Disposition
PSO		Particle Swarm Optimization
PSPWM	ENS.	Phase-Shifted Pulse Width Modulation
PV	*3A11	Photovoltaic
RMS	ملاك	اونيوم سيتي تيڪنيدRoot Mean Square
SHE	JĪNIVE	Selective Harmonic Elimination
SPWM	-	Sinusoidal Pulse Width Modulation
STATCOM	-	Static Synchronous Compensator
SVPWM	-	Space Vector Pulse Width Modulation
TCC	-	Transistor Clamped Converter
TCHB	-	Transistor-Clamped H-Bridge
THD	-	Total Harmonic Distortion
VHDL	-	Very High Speed Integrated Circuit Hardware Description Language
VSI	-	Voltage Source Inverter

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
A	FPGA Modeling by Quartus II software	132
В	Programming	154
С	Hardware components	170



LIST OF PUBLICATIONS

Saleh, W. A. A., Said, N. A. M. and Halim, W. A., 2020. Harmonic minimization of a singlephase asymmetrical TCHB multilevel inverter based on nearest level control method. *International Journal of Power Electronics and Drive System (IJPEDS)*, 11(3), pp. 1406– 1414.

Said, N. A. M., Saleh, W. A. A. and Halim, W. A., 2020. Voltage harmonics reduction in single phase 9-level transistor clamped H-bridge inverter using nearest level control method. *Indonesian Journal of Electrical Engineering and Computer Science (IJEECS)*, 20(3), pp. 1725–1732.

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

CHAPTER 1

INTRODUCTION

1.1 Introduction

This chapter serves as an introduction to the research work. It outlines the background, motivation and contribution of the research work. The problem statement, research objectives and research methodology are explained. An outline of the thesis chapters is presented at the end of this chapter.

1.2 Research background

With the increase in renewable energy sources in recent years, such as solar cells, wind energy and fuel cells, there is a high demand for power electronics converters. Renewable energy is available in DC form and needs to be converted into AC in order to be fed into the grid or to power the AC based devices. The inverters are used for this type of conversion. Two-level inverters are commonly used in a wide range of industrial applications; however, they suffer from some disadvantages, which include high harmonic distortion and high switching losses (Rodriguez et al., 2009). Typically, in order to reduce the harmonic distortion, large-sized filters are used, making the system looks bulky. MLI has therefore been developed as a solution to this problem. They have more advantages as compared with two-level inverters such as higher voltage operating capability, less harmonic contents, smaller filter size, etc.(Rodriguez et al., 2009). MLI generates a staircase output voltage that becomes almost sinusoidal with the increase in the number of output levels.