

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

## DEVELOPMENT AND OPTIMIZATION OF BI-GFET USING TAGUCHI-BASED GREY RELATIONAL ANALYSIS WITH ARTIFICIAL NEURAL NETWORK



## MASTER OF SCIENCE IN ELECTRONIC ENGINEERING



# Faculty of Electronic and Computer Technology and Engineering



Master of Science in Electronic Engineering

## DEVELOPMENT AND OPTIMIZATION OF BI-GFET USING TAGUCHI-BASED GREY RELATIONAL ANALYSIS WITH ARTIFICIAL NEURAL NETWORK

## NUR HAZWANI NAILI BINTI MOHD NIZAM



## UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2024

## DEDICATION

To my beloved mother and father, brother and sisters, thank you for your endless love and support. To my supervisor and co-supervisor, thank you for your guidance and knowledge.



## ABSTRACT

The semiconductor and electronics industries of micro-to-nano downscaling refer to the trend of miniaturizing electronic devices. The goal of this downscaling is to increase performance while reducing power consumption. However, it has become more complex because of their downscaling limit which possibilities to produce a short channel effect. To address this issue, an additional kind of MOSFET architecture with a double-gate design has been proposed to replace the single-gate MOSFET including replacing the SiO<sub>2</sub>/polysilicon gate with a high-k/metal gate to reduce the power consumption of the device. The implementation of bilayer graphene is employed to create a band gap, resulting in a greater on-off ratio. The purpose of this research is to develop the Bi-GFET horizontal double gate NMOS and PMOS device by using Silvaco Software's ATHENA and ATLAS modules and optimize it by using Taguchi-based grey relational analysis (GRA) with an artificial neural network (ANN). For the NMOS device, hafnium dioxide (HfO<sub>2</sub>) with tungsten silicide (WSi<sub>x</sub>) will be utilized to examine the performance of the characteristics of the threshold voltage (V<sub>TH</sub>), drive current (I<sub>ON</sub>), and leakage current  $(I_{OFF})$ . Meanwhile, HfO<sub>2</sub> with titanium silicide (TiSi<sub>x</sub>) will be utilized in the PMOS device. In order to optimize the NMOS and PMOS device, the process parameters of V<sub>TH</sub> adjustment implant dose, V<sub>TH</sub> adjustment implant energy, S/D implant dose, and S/D implant energy were studied. The full potential of the Taguchi method as a tool for optimizing the performance of processes with a wide range of input variables has been realized. Based on the Taguchi results, S/D adjustment implant energy is identified as the dominant factor in the NMOS device with a contributing factor effect percentage of 89.77%, while  $V_{TH}$  adjustment implant energy is identified as the dominant factor in the PMOS with a contributing factor percentage of 55.91%. To solve optimization problems with multiple responses of V<sub>TH</sub>, I<sub>ON</sub>, and I<sub>OFF</sub>, GRA is used in conjunction with the Taguchi method in NMOS and PMOS devices. After optimization by using Taguchibased GRA, the V<sub>TH</sub>, I<sub>ON</sub>, and I<sub>OFF</sub> of the NMOS devices are observed to be at 0.20849 V, 5192.22 µA/µm, and 0.56513 nA/µm respectively. Meanwhile, the V<sub>TH</sub>, I<sub>ON</sub>, and I<sub>OFF</sub> of the PMOS devices are observed to be at 0.19793 V, 167.873 µA/µm, and 32.5728 nA/µm respectively. The grey relational grade (GRG) of NMOS devices increased slightly by 3.44%, while the PMOS device was reduced by 0.86%. To forecast optimal optimization outcomes for the NMOS and PMOS devices a well-trained ANN is developed using the Levenberg-Marquardt algorithm. Results showed that V<sub>TH</sub>, I<sub>OFF</sub>, and I<sub>ON</sub> values for NMOS devices met the prediction of the International Technology Roadmap Semiconductor (ITRS) with a value of 0.20987 V, 4979.58 µA/µm, and 0.10375 nA/µm respectively. For the PMOS device, V<sub>TH</sub> and I<sub>OFF</sub> met the prediction of the ITRS with the value of 0.20452 V, and 20.3584 nA/ $\mu$ m respectively, while the I<sub>ON</sub> value is lower than the prediction with the value of 153.996  $\mu$ A/ $\mu$ m due to the higher mobility of electrons resulting in a higher drain current.

## PEMBANGUNAN DAN PENGOPTIMUMAN BI-GFET MENGGUNAKAN ANALISIS HUBUNGAN KELABU BERASASKAN TAGUCHI DENGAN RANGKAIAN NEURAL BUATAN

## ABSTRAK

Industri semikonduktor dan elektronik penurunan skala mikro-ke-nano merujuk kepada tren meminimumkan peranti elektronik. Matlamat penurunan ini adalah untuk meningkatkan prestasi sambil mengurangkan penggunaan kuasa. Walau bagaimanapun, ia telah menjadi lebih kompleks kerana had penurunan yang berkemungkinan menghasilkan kesan saluran pendek. Untuk menangani isu ini, jenis seni bina MOSFET tambahan dengan reka bentuk dua get telah dicadangkan untuk menggantikan MOSFET satu get termasuk menggantikan SiO<sub>2</sub>/polisilikon get dengan get tinggi-k/logam untuk mengurangkan penggunaan kuasa peranti. Pelaksanaan grafin dwilapisan digunakan untuk mewujudkan jurang jalur, menghasilkan nisbah ON/OFF yang lebih besar. Tujuan penyelidikan ini adalah untuk membangunkan peranti NMOS dan PMOS dua get mendatar Bi-GFET dengan menggunakan modul ATHENA dan ATLAS daripada perisian Silvaco dan mengoptimumkannya dengan menggunakan analisis hubungan kelabu (GRA) berasaskan Taguchi dengan rangkaian neural tiruan (ANN). Untuk peranti NMOS, hafnium dioksida ( $HfO_2$ ) dengan tungsten silicid ( $WSi_x$ ) akan digunakan untuk mengkaji prestasi ciri-ciri voltan ambang (V<sub>TH</sub>), arus pemacu (I<sub>ON</sub>), dan arus bocor ( $I_{OFF}$ ). Sementara itu,  $HfO_2$  dengan titanium silicid ( $TiSi_x$ ) akan digunakan dalam peranti PMOS. Untuk mengoptimumkan peranti NMOS dan PMOS, parameter proses dos implan pelarasan V<sub>TH</sub>, tenaga implan pelarasan V<sub>TH</sub>, dos implan S/D, dan tenaga implan S/D telah dikaji. Potensi penuh kaedah Taguchi sebagai alat untuk mengoptimumkan prestasi proses dengan pelbagai pembolehubah input telah direalisasikan. Berdasarkan keputusan Taguchi, tenaga implan pelarasan S/D dikenal pasti sebagai faktor dominan dalam peranti NMOS dengan peratusan kesan faktor penyumbang sebanyak 89.77%, manakala tenaga implan pelarasan V<sub>TH</sub> dikenal pasti sebagai faktor dominan dalam PMOS dengan peratusan faktor penyumbang sebanyak 55.91%. Untuk menyelesaikan masalah pengoptimuman dengan pelbagai respons, GRA digunakan bersama dengan kaedah Taguchi dalam peranti NMOS dan PMOS. Selepas pengoptimuman dengan menggunakan GRA berasaskan Taguchi, V<sub>TH</sub>, I<sub>ON</sub>, dan I<sub>OFF</sub> peranti NMOS diperhatikan berada pada 0.20849 V, 5192.22 µA/µm, dan 0.56513 nA/µm masing-masing. Sementara itu, V<sub>TH</sub>, I<sub>ON</sub>, dan I<sub>OFF</sub> peranti PMOS diperhatikan masingmasing pada 0.19793 V, 167.873 µA/µm, dan 32.5728 nA/µm. GRA peranti NMOS meningkat sedikit sebanyak 3.44%, manakala peranti PMOS dikurangkan sebanyak 0.86%. Untuk meramalkan hasil pengoptimuman optimum untuk peranti NMOS dan PMOS, ANN yang terlatih dibangunkan menggunakan algoritma Levenberg-Marquardt. *Keputusan* menunjukkan bahawa nilai V<sub>TH</sub>, I<sub>OFF</sub>, dan I<sub>ON</sub> untuk peranti NMOS memenuhi ramalan ITRS dengan nilai 0.20987 V, 4979.58 µA/µm, dan 0.10375 nA /µm masing-masing. Bagi peranti PMOS, V<sub>TH</sub> dan I<sub>OFF</sub> menepati ITRS dengan nilai 0.20452 V, dan 20.3584 nA/µm masingmasing, manakala nilai I<sub>ON</sub> adalah lebih rendah daripada ramalan dengan nilai 153.996  $\mu A/\mu m$  kerana mobiliti yang lebih tinggi, elektron menghasilkan arus saliran yang lebih tinggi.

## ACKNOWLEDGEMENT

In the Name of Allah, the Most Gracious, the Most Merciful. First and foremost, I would like to take this opportunity to express my sincere acknowledgement to the Universiti Teknikal Malaysia Melaka (UTeM), I would like to express my gratitude for providing the research platform. For the financial assistance grant FRGS/1/2020/FKEKK-CETRI/F00427, we also acknowledge the Malaysian Ministry of Higher Education (MOHE).

My deepest gratitude is extended to Dr. Afifah Maheran Binti Abdul Hamid, my primary supervisor, for her generosity, support, and counsel over the course of this project and helped to finish my thesis. In contrast, I want to express my gratitude to Dr. Fauziyah Binti Salehuddin, my co-supervisor, who helped me finish my thesis by providing me with such encouragement.

I also want to express my gratitude to my dear parents for their unending care, love, and prayers. Finally, I would like to express my gratitude to everyone who helped me start my education and inspired me to do so. Finally, a big thank you to everyone who helped make this research possible, whether directly or indirectly.



## **TABLE OF CONTENTS**

#### DECLARATION APPROVAL **DEDICATION** ABSTRACT i ABSTRAK ii ACKNOWLEDGEMENT iii **TABLE OF CONTENTS** iv LIST OF TABLES vi **LIST OF FIGURES** vi LIST OF ABBREVIATIONS xiii LIST OF SYMBOLS xiv LIST OF APPENDICES Error! Bookmark not defined. LIST OF PUBLICATIONS xvii

## CHAPTER

		A A CONTRACTOR AND A CONTRACT A CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTACTIANA CONTRACTIANA C	
1.	INT	RODUCTION	1
	1.1	Background	1
	1.2	Problem Statement	2
	1.3	Research Objective	5
	1.4	Scope of Research	5
	1.5	Significance of Study	7
	1.6	Thesis Outline	8
2.	LIT	ERATURE REVIEW	10
	2.1	Introduction - U	10
	2.2	Fundamental of MOSFET	10
		2.2.1 VI-Channel MOSFET AL MALAY SIA MELAKA	11
		2.2.2 P-Channel MOSFET	13
	2.3	MOSFET Scaling	15
		2.3.1 Short Channel Effects (SCE)	17
	2.4	Silvaco TCAD tools	18
	2.5	International Technology Roadmap for Semiconductor Projection	19
	2.6	Virtual fabrication Recipe	21
		2.6.1 Ion Implantation	21
		2.6.2 Bilayer Graphene	24
		2.6.3 High Dielectric Constant (High-K), Metal Gate	27
	2.7	Single gate MOSFET vs Double Gate MOSFET	30
		2.7.1 Drive Current	32
		2.7.2 Leakage current	32
	2.8	Statistical Analysis	33
		2.8.1 L9 Orthogonal Array of Taguchi Method	33
		2.8.2 Grey Relational Analysis (GRA)	39
		2.8.3 Artificial Neural Network	45
	2.9	Summarization in modelling MOSFET device	47
		•	

3.	ME	THODOLOGY	51			
	3.1	Introduction	51			
	3.2	Virtual fabrication Process	51			
		3.2.1 Formation the initial substrate	53			
		3.2.2 Threshold Voltage Adjust Implantation	54			
		3.2.3 Deposition of Bilayer Graphene	55			
		3.2.4 Deposition of High-K Dielectrics	57			
		3.2.5 Deposition of Metal Gate	59			
		3.2.6 Source Drain Implantation	60			
		3.2.7 Aluminium Deposition	62			
		3.2.8 Final structure of Bi-GFET Horizontal Double Gate	63			
	3.3	Optimization Process of Taguchi Method	64			
	3.4	Optimization Process of Taguchi based Grey Relational Analysis				
	3.5	Artificial Neural Network	70			
		3.5.1 Training Back propagation Network	72			
4.	RES	SULT AND DISCUSSION	73			
	4.1	Introduction	73			
	4.2	Fabrication Simulation Result	74			
		4.4.4 Analysis of Variance of Grey Relational Analysis	113			
5.	CO	CONCLUSION AND RECOMMENDATIONS				
	5.1	Introduction	137			
	5.2	Recommendation	139			
REF	EREN	CES AND	141			
APPI	ENDI	CES	152			
		اويبوم سيتي بيكنيكل مليسيا ملاك	132			

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

## LIST OF TABLES

TABLE	TITLE	PAGE
Table 2.1	ITRS 2013 prediction for high performance technology (multi-gate)	21
Table 2.2	Summarization in modelling MOSFET device	50
Table 3.1	Taguchi method of L9 Orthogonal Array	67
Table 3.2	Responses of Taguchi method L9 Orthogonal Array	70
Table 4.1	Performance parameter for14 nm Bi-GFET horizontal double gate	81
Table 4.2	Process parameter level based on Taguchi L9 for NMOS	82
Table 4.3	Process parameters and their levels for NMOS device	83
Table 4.4	Noise factor for NMOS device	83
Table 4.5	Process parameters and their levels for PMOS device	83
Table 4.6	Noise factor for PMOS device	84
Table 4.7	Performance Parameter for NMOS device	85
Table 4.8	Performance Parameter on PMOS device	86
Table 4.9	Signal-to-noise ratio of the performance parameter in NMOS device	87
Table 4.10	0 Signal-to-noise ratio of the performance parameter in PMOS device	87
Table 4.1	1 SNR level of process parameter for $V_{TH}$ in NMOS device	88
Table 4.12	2 SNR level of process parameter for $V_{TH}$ in PMOS device	89
Table 4.13	3 SNR level of process parameter for $I_{ON}$ in NMOS device	90
Table 4.14	4 SNR level of process parameter for $I_{ON}$ in PMOS device	90
Table 4.1:	5 SNR level of process parameter for I <sub>OFF</sub> in NMOS device	91
Table 4.1	6 SNR level of process parameter for I <sub>OFF</sub> in PMOS device	91
Table 4.1	7 Analysis of variance of V <sub>TH</sub> in NMOS device	97
Table 4.1	8 Analysis of Variance of V <sub>TH</sub> in PMOS device	97

Table 4.19	Analysis of Variance of I <sub>ON</sub> in NMOS device	98
Table 4.20	Analaysis of Variance of I <sub>ON</sub> in PMOS device	98
Table 4.21	Analysis of Variance of IOFF in NMOS device	99
Table 4.22	Analysis of Variance of IOFF in PMOS device	100
Table 4.23	Best setting parameters for NMOS device	101
Table 4.24	Best setting parameters of the PMOS device	101
Table 4.25	Confirmation test of $V_{\text{TH}}$ for NMOS and PMOS devices	102
Table 4.26	Confirmation test of $I_{\mbox{\scriptsize ON}}$ for NMOS and PMOS devices	102
Table 4.27	Confirmation test of I <sub>OFF</sub> for NMOS and PMOS devices	103
Table 4.28	Simulation results of the performance parameter to ITRS prediction	104
Table 4.29	Performance parameter of NMOS device	106
Table 4.30	Performance parameter of PMOS device	106
Table 4.31	Normalized squuences of performance parameters in NMOS device	107
Table 4.32	Normalized squuences of performance parameters in PMOS device	108
Table 4.33	Deviation Sequences of performance parameters in NMOS device	108
Table 4.34	Deviation Sequences of performance parameters in PMOS device	109
Table 4.35	GRC and GRG of NMOS device	110
Table 4.36	GRC and GRG of PMOS device	110
Table 4.37	Process parameters at different levels of GRG in NMOS device	111
Table 4.38	Process parameters at different levels of GRG in PMOS device	112
Table 4.39	Analysis of Variance of GRG in NMOS device	114
Table 4.40	Analysis of Variance of GRG in PMOS device	115
Table 4.41	Optimum process parameters of GRA in NMOS device	117
Table 4.42	Optimum process parameters of GRA in PMOS device	117

Table 4.43	Performance parameters after optimization by using Taguchi based GRA in NMOS device	119
Table 4.44	Performance parameters after optimization by using Taguchi based GRA in PMOS device	119
Table 4.45	Predicted GRG via Artificial Neural Network (NMOS)	123
Table 4.46	Predicted GRG via Artificial Neural Network (PMOS)	123
Table 4.47	Optimum process parameters of Taguchi based GRA with ANN in NMOS device	132
Table 4.48	Optimum process parameters of Taguchi based GRA with ANN in PMOS device	132
Table 4.49	Performance parameters after optimization by using Taguchi based GRA with ANN in NMOS device.	133
Table 4.50	Performance parameters after optimization by using Taguchi based GRA with ANN in PMOS device	135
	UNIVERSITI TERNIKAL MALATSIA MELAKA	

## LIST OF FIGURES

FIGURE	TITLE	PAGE
Figure 1.1	Scope of work	7
Figure 2.1	Physical structure of an NMOS transistor (Pimenta, Moreno and Zoccal, 2011)	12
Figure 2.2	$I_{DS} \ vs \ V_{DS}$ characteristics of NMOS device (Taking, MacFarlane and Wasige, 2011)	12
Figure 2.3	Physical structure of PMOS transistor (Tajalli et al., 2008)	14
Figure 2.4	I <sub>DS</sub> vs V <sub>DS</sub> characteristics of PMOS device (Quevedo-Lopez et al., 2011)	14
Figure 2.5	The evolution of transistor density scaling (Daneshvar et al., 2021)	16
Figure 2.6	Short channel effect on MOSFET devices (Sinha and Chaudhury, 2014)	17
Figure 2.7	sp2 and p orbitals of carbon atoms in graphene (Lemme et al., 2014)	25
Figure 2.8	Schematic of dual gate graphene field effect transistor (Lemme et al., 2014)	27
Figure 2.9	Variation of $I_{ON}/I_{OFF}$ with work function for junction less double gate MOSFET with different spacers (Dhiman and Pourush, 2020)	29
Figure 2.10	) I <sub>D</sub> Versus V <sub>DS</sub> characteristic for different of high-K dielectric constants (k) (Atan et al., 2014)	30
Figure 2.11	Single gate MOSFET (Fahad and Hussain, 2012)	31
Figure 2.12	2 Double gate MOSFET (Fahad and Hussain, 2012)	32
Figure 2.13	The LBMP Network Topology (Kaharudin, Salehuddin and Zain, 2018)	46
Figure 2.14	Non linear model of input and output (Elsheikh et al., 2019)	46
Figure 3.1	NMOS Bi-GFET Process simulation flowchart	52
Figure 3.2	PMOS Bi-GFET Process simulation flowchart	53
Figure 3.3	Initial Silicon Substrates in NMOS device	53

Figure 3.4	Initial Silicon Substrate in PMOS device	54
Figure 3.5	Threshold Voltage Adjust Implantation in NMOS device	55
Figure 3.6	Threshold Voltage Adjust Implantation in PMOS device	55
Figure 3.7	Deposition of Bilayer Graphene in NMOS device	56
Figure 3.8	Deposition of Bilayer Graphene in PMOS device	57
Figure 3.9	Deposition of higk-k dielectrics (HfO <sub>2</sub> ) in NMOS	57
Figure 3.10	Deposition of high-k dielectrics (HfO <sub>2</sub> ) in PMOS	58
Figure 3.11	Metal gate formation (WSi <sub>x</sub> ) in NMOS devices	60
Figure 3.12	Metal gate formation (TiSi <sub>x</sub> ) in PMOS devices.	60
Figure 3.13	Source/drain implantation in NMOS devices	61
Figure 3.14	Source/drain implantation in PMOS devices.	62
Figure 3.15	Deposition of aluminium in NMOS devices	63
Figure 3.16	Deposition of aluminium in PMOS device	63
Figure 3.17	Final structure of Bi-GFET Horizontal Double Gate for NMOS device	64
Figure 3.18	Final Structure of Bi-GFET Horizontal Double Gate for PMOS device ERSITI TEKNIKAL MALAYSIA MELAKA	64
Figure 3.19	Work flow of Taguchi method	66
Figure 3.20	Workflow of Taguchi based-Grey Relational Analysis	69
Figure 3.21	Work flow of artificial neural network	71
Figure 4.1	Bi-GFET Horizontal Double Gate of NMOS device	75
Figure 4.1	(a) Bi-GFET Horizontal Double Gate of NMOS device (drawn)	75
Figure 4.2	Bi-GFET Horizontal Double Gate of PMOS device	76
Figure 4.2	(b) Bi-GFET Horizontal Double Gate of PMOS device (drawn)	76
Figure 4.3	Graph of Drain current versus Gate Voltage (NMOS)	77
Figure 4.4	Graph of Drain Current versus Drain Voltage (NMOS)	78

Figure 4.5	Graph of subthreshold slope Drain Current versus Gate Voltage (NMOS)	78
Figure 4.6	Graph of Drain current versus Gate Voltage (PMOS)	79
Figure 4.7	Graph of Drain Current versus Drain Voltage (PMOS)	79
Figure 4.8	Graph of subthreshold slope Drain Current versus Gate Voltage (PMOS)	80
Figure 4.9	Factor effect graph for nominal the best in NMOS device	92
Figure 4.10	Factor effect graph for nominal the best in PMOS device	92
Figure 4.11	Factor effect graph of larger the better in NMOS device	93
Figure 4.12	Factor effect graph of larger the better in PMOS device	93
Figure 4.13	Factor effect graph for smaller the better in NMOS device	94
Figure 4.14	Factor effect graph for smaller the better in PMOS device	95
Figure 4.15	Process parameters towards $V_{TH}$ , $I_{ON}$ and $I_{OFF}$ characteristics of NMOS and PMOS devices	105
Figure 4.16	Factor effect of GRG in NMOS device	112
Figure 4.17	Factor effect of GRG in PMOS device	113
Figure 4.18	Percentage contribution of GRG in NMOS device	116
Figure 4.19	Percentage contributions of GRG in PMOS device	116
Figure 4.20	Graph of subthreshold slope Drain Current versus Gate Voltage (NMOS)	120
Figure 4.21	Graph of subthreshold slope Drain Current versus Gate Voltage (PMOS)	120
Figure 4.22	Linear regression of the NMOS device	124
Figure 4.23	Linear regression of the PMOS device	124
Figure 4.24	NMOS and PMOS interface between Silvaco, Taguchi based GRA with ANN	125
Figure 4.25	Multiple levels of V <sub>TH</sub> adjustment implantation dose	127
Figure 4.26	Multiple levels of V <sub>TH</sub> adjustment implant energy	127

Figure 4.27 Multiple levels of S/D implantation dose	128
Figure 4.28 Multiple Levels of S/D implantation energy	129
Figure 4.29 Multiple levels of $V_{TH}$ adjustment impantation dose	130
Figure 4.30 Multiple levels of $V_{TH}$ adjustment implantation energy	130
Figure 4.31 Multiple levels of S/D implantation dose	131
Figure 4.32 Multiple levels of S/D implantation energy	131
Figure 4.33 Graph of subthreshold slope Drain Current versus Gate Voltage (NMOS)	134
Figure 4.34 Graph of subthreshold slope Drain Current versus Gate Voltage (PMOS)	135



## LIST OF ABBREVIATIONS

ANN	-	Artificial Neural Network
ANOVA	-	Analysis of Variance
Bi-GFET	-	Bilayer Graphene Field Effect Transistor
CMOS	-	Complementary Metal Oxide Semiconductor
DF	-	Degree of Freedom
DIBL	-	Drain Induced Barrier Lowering
DoE	-	Design of Experiment
GRA	Cry II	Grey Relational Analysis
GRC	-	Grey Relational Coefficient
GRG	F F	Grey Relational Grade
ITRS	843AI	International Technology Roadmap for Semiconductor
LMBP	ملاك	Levenberg-Marquardt Back Propagation
MOSFET		Metal Oxide Semiconductor Field Effect Transistor
MS	UNIVE	PSITI TEKNIKAL MALAYSIA MELAKA
	-	
MG	-	Multi-gate
MG NMOS	-	Multi-gate Negative Channel Metal Oxide Semiconductor
MG NMOS OA	-	Multi-gate Negative Channel Metal Oxide Semiconductor Orthogonal Array
MG NMOS OA PMOS		Multi-gate Negative Channel Metal Oxide Semiconductor Orthogonal Array Positive Channel Metal Oxide Semiconductor
MG NMOS OA PMOS S/D		Multi-gate Negative Channel Metal Oxide Semiconductor Orthogonal Array Positive Channel Metal Oxide Semiconductor Source Drain
MG NMOS OA PMOS S/D SNR		Multi-gate Multi-gate Negative Channel Metal Oxide Semiconductor Orthogonal Array Positive Channel Metal Oxide Semiconductor Source Drain Signal noise ratio
MG NMOS OA PMOS S/D SNR TCAD		Multi-gate Multi-gate Negative Channel Metal Oxide Semiconductor Orthogonal Array Positive Channel Metal Oxide Semiconductor Source Drain Signal noise ratio Technology Computer Aided Design

## LIST OF SYMBOLS

$Al_2O_3$	-	Aluminium dioxide
F-value	-	Ration of the mean squares divide by the mean error sum of squares
FP	-	F-value for each process parameter
HfO <sub>2</sub>	-	Hafnium dioxide
I <sub>ON</sub>	-	Drive current
Ioff	-	Leakage current
I <sub>DS</sub>	-	Drain current
P-value	J. M	Probability value
Poly-Si	- I	Polysilicon
SiO <sub>2</sub>	Ele	Silicon dioxide
TiSi <sub>x</sub>	* 3AI	Titanium silicide
VG	ملاك	اونيومرسيتي تيڪنيڪ Gate voltage
$V_{\text{DS}}$	UNĪVE	Drain voltage
VP	-	Variance
$V_{\text{TH}}$	-	Threshold voltage
Wsi <sub>x</sub>	-	Tunsgten silicide
xi (k)	-	Original sequence
xi*(k)	-	Comparable sequence
x <sub>o</sub> (k)	-	Target value
xo*(k)	-	Reference sequence
μ	-	Carrier mobility in the channel

- $\rho$  Percentage contribution
- $\Delta 0i(k)$  Deviation sequence of the refrence sequence
  - $\xi i$  Identifaction coefficient



APPENDIX	TITLE	PAGE
Appendix A	Fabrication Recipe For NMOS Bi-GFET Device	152
Appendix B	Fabrication Recipe For PMOS Bi-GFET Device	153
Appendix C	Examples of the calculation for L9 OA Taguchi Based GRA	154



## LIST OF PUBLICATIONS

The followings are the list of publications related to the work on this thesis:

**Nizam, N.H.N.M.,** AH, A.M., Salehuddin, F., Kaharudin, K.E., ZA, N.F. and Jaya, H.T., 2023. Virtual Fabrication of 14nm Gate Length n-Type Double Gate MOSFET. *International Journal of Nanoelectronics and Materials*, *16*(1).

**Nizam, N.H.N.M.,** Hamid, A.M.A., Salehuddin, F., Kaharudin, K.E., Abidin, N.F.Z. and Zain, A.S.M., 2023. Optimization of 14 nm double gate Bi-GFET for lower leakage current. *TELKOMNIKA (Telecommunication Computing Electronics and Control)*, 21(1), pp.195-202.

Nizam, N.H.N.M., AH, A.M., Salehuddin, F., Kaharudin, K.E. and ZA, N.F., 2022. Optimization of 14nm Horizontal Double Gate for Optimum Threshold Voltage Using L9 Taguchi Method. *International Journal of Nanoelectronics and Materials*, *15*.

**Conference Proceedings** 

**Naili, N.H.,** Afifah Maheran, A.H., Salehuddin, F., Kaharudin, K.E. and Faizah, Z., 2024, February. Virtual fabrication in modelling 14 nm horizontal double gate bilayer graphene FET NMOS/PMOS. In *AIP Conference Proceedings* (Vol. 2898, No. 1). AIP Publishing.

تنكنيك

**Nizam, N.H.N.M.,** AH, A.M., Salehuddin, F., Kaharudin, K.E. and ZA, N.F., 2022. Optimization of 14nm Horizontal Double Gate for Optimum Threshold Voltage Using L9 Taguchi Method. *International Journal of Nanoelectronics and Materials*, *15*.

### **CHAPTER 1**

### **INTRODUCTION**

## 1.1 Background

With the advancing technology of the semiconductor industry, the feature size of Metal Oxide Semiconductor Field Effect Transistors (MOSFET) has been dramatically reduced. Moore's Law producing a proper operating ultra-small transistor becomes extremely important as silicon approaches atomic resolution and reaches its physical and electrical constraints. The International Technology Roadmap Semiconductor (ITRS) prediction the idea of scaling up devices over the next 15 years. To resolve this challenge, researchers have been working on new materials that can be utilized to produce transistors as an alternative to silicon. Due to various outstanding electrical properties of graphene, it is possible to do significant research on graphene field effect transistor (GFET) devices with a variety of structures.

Moore's Law, formulated by Gordon Moore, a co-founder of Intel Corporation, in 1965, forecasts that the quantity of transistors packed onto a microchip would roughly double every couple of years. This exponential growth trend has resulted in significant boosts in computing capabilities while concurrently driving down the expense per transistor. Over time, Moore's observation has remained remarkably accurate, catalyzing the swift evolution of the electronics sector and enhancing the potency and availability of computing resources. The law is often cited as an example of exponential technological progress and has become a guiding principle for the semiconductor industry (Thompson and Parthasarathy, 2006). While the pace of progress has slowed somewhat in recent years, due in part to the physical limitations of miniaturizing transistors, the fundamental trend predicted by Moore's Law continues to drive innovation and growth in the field of computing and technology (Waldrop, 2016).

In order to produce a reliable design and high-performance device, the majority of device modelling and particularly MOSFET's design require an appropriate optimization strategy. For MOSFET channel engineering specifically, such precise dopant control is essential. Reduced silicon substrate atom number corresponds to decreasing MOSFET dimensions. Because of this, regulating dopant concentrations and localization will become essential (Lu, Lu and Taur, 2008). Statistical variance in several process parameters is necessary due to the difficulty of perfect control during the MOSFET manufacturing process.

Maintaining single gate of complementary metal oxide semiconductor (CMOS) devices on target for 20 nm node technology is one of the critical downsizing issues (Afifah Maheran et al., 2016). To counteract this short channel effect (SCE), multi gate with high performance has been implemented in this research. Previous research were conducted to incorporate a double gate architecture into the MOSFET design, which is expected to be very effective in lowering the short channel effects (SCE) (Kaharudin et al., 2014; Mendiratta and Tripathi, 2021). Moreover, several studies have been conducted to enhance the performance of devices by controlling the doping profile in the channel region.

## **1.2 Problem Statement**

Although traditional MOSFET devices have dominated the semiconductor industry for decades, keeping up with Moore's Law has become more difficult due to the various challenges provided by exceedingly small feature sizes. Shrinking the conventional MOSFET requires innovation to circumvent barriers due to the fundamental physics (Sood et al., 2018). Due to the presence of SCEs in ultra-small field effect transistor (FETs), scaling device of the oxide thickness might result in a high tunneling current and a lower  $I_{ON}/I_{OFF}$  ratio, resulting in poor power consumption.

Traditional poly-Si/SiO<sub>2</sub> technology could be utilized in smaller MOSFET devices to satisfy the low power technology standards set by ITRS 2013. Nevertheless, the effectiveness of classic Poly-Si/SiO<sub>2</sub> technology diminishes below the 22 nm technology node due to issues like short channel effects and poly depletion effects, which negatively impact transistor performance. Consequently, for semiconductor devices at the nanoscale, there has been consideration of using high-k dielectrics as a substitute for SiO<sub>2</sub> as the gate dielectric material.

In recent years, there has been significant interest in graphene owing to its exceptional electrical characteristics (Hamam et al., 2018; Novodchuk et al., 2020).

Reports indicate that intrinsic graphene possesses elevated levels of carrier mobility, carrier density, thermal conductivity, and durability (Wang et al., 2019). GFET are challenging to be used in digital logic despite their outstanding electronic properties because graphene does not have a band gap in its normal form, making them difficult to turn off. As a result, bilayer graphene was used in this research to address this problem. With this method, the graphene channel in the transistor is able to induce a band gap leading to higher on-off ratio (Chin et al., 2014; Hamam et al., 2018).

Scaling down the MOSFET will cause SCE. Thus, another kind of MOSFET architecture that has been used to address the problems caused by the SCE is the double gate variety. For the simple reason that increasing the channel's gate count enhances electrostatic