



**DESIGN AND ANALYSIS OF 22 NM DG-MOSFET WITH HIGH-K  
METAL GATE GRAPHENE STRUCTURE FOR BETTER  
CURRENT PERFORMANCE**



**MASTER OF SCIENCE IN ELECTRONIC ENGINEERING**

**2024**



**Faculty of Electronics and Computer Technology and  
Engineering**



**DESIGN AND ANALYSIS OF 22 NM DG-MOSFET WITH HIGH-K  
METAL GATE GRAPHENE STRUCTURE FOR BETTER CURRENT  
PERFORMANCE**


**Izwanizam Bin Yahaya**

**Master of Science in Electronic Engineering**

**2024**

**DESIGN AND ANALYSIS OF 22 NM DG-MOSFET WITH HIGH-K METAL  
GATE GRAPHENE STRUCTURE FOR BETTER CURRENT PERFORMANCE**

**IZWANIZAM BIN YAHAYA**



**Faculty of Electronics and Computer Technology and Engineering**

**UNIVERSITI TEKNIKAL MALAYSIA MELAKA**

**2024**

## DEDICATION

I honour my parents with this thesis

Mariah Binti Hashim and Allahyarham Yahaya bin Abd. Rahman

My lovely wife, Nursahizalina Mohd Sa'at and my kids Muhamad Aniq Haziq,

Qaseh Nur Damia, Qaseh Nur Zahraa', and Muhamad Umar Hafiy

They gave me new inspiration and support

Ts. Dr. Afifah Maheran and PM. Ir. Dr. Fauziah, who gave me guidance,

advice, and enthusiasm to do this research until the end of today

with full dedication and determination

Without their love and support, this study would not have been completed

اوپنورسیتی تکنیکل ملیسیا ملاک

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

## ABSTRACT

One of the innovations with the unique properties of graphene, which is frequently a complementary material of today's advanced materials technology, is the design process for the virtual fabrication of double layer graphene MOSFET 22 nm with high-k metal gate (HKMG). Aggressive scaling of MOSFET designs with channel lengths below 100 nm and oxide gate thicknesses below 3 nm is required to enhance performance and packaging density. As a result, several variables, such as threshold voltage, sub-threshold slope, ON current, and OFF current, significantly impact how well a device scales. Both devices were the focus of simulation work that was carried out and documented in publications. The TCAD fabrication tool from SILVACO software was used. Both the ATLAS and ATHENA simulation modules were used to create the device design and to describe the electrical characteristics of the device. Using the fixed field scaling method, it is possible to determine the electrical characterization of transistors according to international standards. Nano-sized transistors are produced using cutting-edge and novel techniques, which reduce production issues while enhancing transistor performance. Titanium dioxide (TiO<sub>2</sub>) and Tungsten Silicide (WSi<sub>2</sub>) are used for the metal gate. Applying graphene to MOSFETs will increase current drive and decrease current leakage, hence improving electron mobility. Due to the connection between the graphene layer and the high-k metal gate, double gate (DG) MOSFETs are electrostatically superior to single gate (SG) MOSFETs, enabling further gate length scaling. A model that complies with the International Technology Roadmap for Semiconductor (ITRS) specification. The required  $V_{TH}$  for logic technology high performance (HP) data should get the value is  $0.206 \pm 12.7\%$  V. The Taguchi method correctly predicted the best solution for fabricating the desired DG-MOSFET 22 nm with bilayer graphene. The primary response used to decide whether or not the designed device operates is the threshold voltage. One of the process variables that had the biggest impact on response characteristics in this study was the threshold voltage implant. The threshold voltage value for NMOS is 0.197858V and PMOS is -0.20744V. Both of these values are still within the ITRS standard range. Whereas for PMOS and NMOS devices, the S/D Implant Energy dose was identified as an adjustment factor to obtain nominal threshold voltage values of PMOS  $-0.206V \pm 12.7\%$  and NMOS  $+0.206V \pm 12.7\%$ , respectively. The  $I_{ON}$  value must be greater than 1469  $\mu A/\mu m$ , and the  $I_{OFF}$  value must be less than 100  $nA/\mu m$ . This is achieved by performing experiments using designed arrays of MOSFETs, each with different design parameters, and then using statistical analysis to identify the ideal set of parameters. Taguchi's method has been successful in finding designs that minimize the variability of performance metrics, making devices more robust and predictable.

## **REKA BENTUK DAN ANALISIS DG-MOSFET 22 NM DENGAN STRUKTUR GRAFIN GET LOGAM TINGGI-K BAGI PRESTASI ARUS YANG LEBIH BAIK**

### **ABSTRAK**

Salah satu inovasi dengan sifat unik grafin, yang sering menjadi bahan pelengkap teknologi bahan termaju hari ini, ialah proses reka bentuk fabrikasi maya grafin dua lapisan MOSFET 22 nm dengan get logam tinggi-k (HKMG). Penskalaan agresif reka bentuk MOSFET dengan panjang saluran di bawah 100 nm dan ketebalan get oksida di bawah 3 nm diperlukan untuk meningkatkan prestasi dan ketumpatan pembungkusan. Akibatnya, beberapa pembolehubah, seperti voltan ambang, cerun kecil ambang, arus ON dan arus OFF, mempunyai kesan yang ketara ke atas seberapa baik skala peranti. Kedua-dua peranti adalah fokus kerja simulasi yang telah dijalankan dan didokumenkan dalam penerbitan. Alat fabrikasi TCAD perisian SILVACO telah digunakan, dengan modul simulasi ATHENA digunakan untuk membina reka bentuk peranti dan modul ATLAS digunakan untuk menerangkan sifat elektrik peranti. Menggunakan kaedah penskalaan medan tetap, adalah mungkin untuk menentukan pencirian elektrik transistor mengikut piawaian antarabangsa. Transistor bersaiz nano dihasilkan menggunakan teknik canggih dan baru, yang mengurangkan isu pengeluaran sambil meningkatkan prestasi transistor. Titanium dioksida ( $\text{TiO}_2$ ) digunakan, dan Silika Tungsten ( $\text{WSi}_x$ ) digunakan sebagai get logam. Menggunakan grafin pada MOSFET akan meningkatkan pemacu semasa dan mengurangkan kebocoran semasa, seterusnya meningkatkan mobiliti elektron. Disebabkan sambungan antara lapisan grafin dan get logam tinggi-k, MOSFET dua get (DG) adalah lebih baik secara elektrostatik daripada MOSFET get tunggal (SG) dan membolehkan penskalaan panjang get selanjutnya. Model yang mematuhi spesifikasi International Technology Roadmap for Semiconductor (ITRS). Mengikut keputusan,  $V_{TH}$  ialah  $0.206 \pm 12.7\%$  V untuk keperluan teknologi logik prestasi tinggi (HP). Kaedah Taguchi dengan betul meramalkan penyelesaian terbaik untuk merekacipta DG-MOSFET 22 nm yang dikehendaki dengan grafin. Voltan ambang adalah tindak balas utama dalam menentukan sama ada peranti yang direka bentuk berfungsi atau tidak. Implan voltan ambang dikenal pasti sebagai salah satu parameter proses yang mempunyai pengaruh terbesar terhadap ciri tindak balas dalam kajian ini. Nilai voltan ambang untuk NMOS yang diperolehi ialah 0.197858V dan PMOS pula ialah -0.20744V. Kedua-dua nilai ini masih di dalam julat piawaian ITRS. Manakala bagi peranti PMOS dan NMOS, dos Tenaga Implan S/D dikenal pasti sebagai faktor pelarasan untuk mendapatkan nilai voltan ambang nominal masing-masing  $-0.206V \pm 12.7\%$  dan  $+0.206V \pm 12.7\%$ . Nilai arus ON mestilah melebihi 1469uA/um dan nilai arus OFF mestilah di bawah nilai 100nA/um. Ini dicapai dengan melakukan eksperimen menggunakan tatasusunan MOSFET yang direka bentuk, setiap satu dengan parameter reka bentuk yang berbeza, dan kemudian menggunakan analisis statistik untuk menentukan gabungan parameter yang optimum. Kaedah Taguchi telah berjaya untuk mencari reka bentuk yang meminimumkan kebolehubahan metrik prestasi, menjadikan peranti lebih teguh dan boleh diramal.

## ACKNOWLEDGEMENTS

I dedicate this research to all researchers in the field of microelectronic devices in Malaysia, proud to be indirectly involved in this research field. I could only complete my master's research with the help of some of your studies. I am indebted to you all. I would also like to express my appreciation to the Ministry of Higher Education (KPT) for giving me a scholarship and the opportunity to further my studies through the Federal Training Scholarship (HLP) and Universiti Teknikal Malaysia Melaka (UTeM) for providing the research platform.

First and most importantly, I would like to express my sincere appreciation to my main supervisor, Ts. Dr. Afifah Maheran Abdul Hamid, and my second supervisor, PM. Dr. Ir. Fauziyah Salehuddin. I want to thank him for his helpful criticism and ongoing encouragement during my research. I sincerely appreciate everything he has done to help me prepare and write a master's thesis of the highest calibre and for letting me use this thesis to express my interests. Second, I would like to thank all my university lecturers, including as well as supported staff at the School of Graduate Studies and Faculty of Electronics and Computer Technology and Engineering, Universiti Teknikal Malaysia Melaka. They taught me various subjects that may have contributed directly and indirectly to writing this thesis, especially the various courses and training conducted on writing thesis or papers and preparing and motivating oneself before and after embarking on this master's journey. Finally, my special thanks go to Dr. Khairul Ezwan for all the help and support I received from him.

Thank you to all my friends, especially Wong and Lukman, who provided me with the assistance, support and inspiration to embark on my study. The last and most important person I want to thank is my family, my in laws, and my wife, Nursahizalina Mohd Sa'at. She has made a significant contribution in terms of love, motivation, and financial and moral support in helping me finish this master's thesis.

## TABLE OF CONTENTS

	PAGE
DECLARATION	
APPROVAL	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	vii
LIST OF FIGURES	ix
LIST OF SYMBOLS AND ABBREVIATIONS	xi
LIST OF APPENDICES	xii
LIST OF PUBLICATIONS	xiii
<b>CHAPTER 1 INTRODUCTION</b>	<b>1</b>
1.1 Background	1
1.2 Research Problem	4
1.3 Research Objective	6
1.4 Scope of Research	6
1.5 Research Gap	8
1.6 Contribution of Research	8
1.7 Thesis Outline	8
<b>CHAPTER 2 LITERATURE REVIEW</b>	<b>10</b>
2.1 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)	10
2.1.1 The Multi Gate Architecture	11
2.1.2 High Permittivity High-k Dielectric	13
2.1.3 The Electrical Properties of MOS Devices And The Selection Of Gate Metal	15
2.1.4 N-channel Enhancement-type MOSFET	18
2.1.5 P-channel Enhancement-type MOSFET	20
2.1.6 The Requirements of DG Architecture	21
2.1.7 DG-MOSFET Types	21
2.1.8 DG Performance versus Single Gate	23
2.1.9 Scaling Limitations	24



2.1.10 Effects on the Short Channel	25
2.2 Graphene Properties	28
2.2.1 Exceptionally Sensitive	29
2.2.2 Better Conductivity	29
2.2.3 Graphene's Fabrication Advantages	30
2.3 ITRS High Operating Requirement	31
2.2.1 Threshold Voltage	31
2.2.2 Drive current	32
2.2.3 Transconductance	34
2.2.4 Leakage current	35
2.2.5 Sub threshold swing	36
2.4 ATLAS and ATHENA module	36
2.5 Taguchi Statistical Method	37
2.4.1 L9 Orthogonal Array	40
2.4.2 Dynamic/ Static Problems	41
2.6 Reviewed researchers	42
<b>CHAPTER 3 METHODOLOGY</b>	<b>47</b>
3.1 Introduction	47
3.2 The Research Approach	44
3.3 Simulation Tools	45
3.4 Virtual fabrication of 22 nm Bilayer Graphene NMOS	47
3.4.1 High Performance	56
3.4.2 Device structure and simulation	58
3.4.3 Design and optimization	60
<b>CHAPTER 4 RESULTS AND DISCUSSION</b>	<b>64</b>
4.1 Introduction	64
4.2 Model NMOS 22 nm DG-MOSFET	67
4.2.1 Taguchi Method L9 OA Design Experiment	68
4.2.2 Characteristics of DG Device	69
4.2.3 Optimized Process Parameters for the Using L9 OA from the Taguchi method, the Confirmation Test was predicted.	72
4.2.4 Results for the L9 of the Taguchi Method used to confirm $V_{TH}$	72
4.3 $I_{LEAK}$ NMOS 22 nm DG-MOSFET	74
4.3.1 The analysis of variance (ANOVA) $I_{LEAK}$ NMOS	75
4.3.2 The best combination of factors $I_{LEAK}$ NMOS	76
4.3.3 L9 of the Taguchi Method results for $I_{LEAK}$ NMOS confirmation	78
4.3.4 Conclusion $I_{LEAK}$ NMOS	78
4.4 Model PMOS 22 nm DG-MOSFET	79
4.4.1 Material and Method	80
4.4.2 The Results and Point of Discussion	84
4.4.3 Conclusion $V_{TH}$ PMOS	87
4.5 $I_{LEAK}$ PMOS 22 nm DG-MOSFET	89
4.5.1 The Analysis of Variance (ANOVA) $I_{LEAK}$ PMOS	91
4.5.2 The best combination of factors $I_{LEAK}$ PMOS	92
4.5.3 Result of The L9 of the Taguchi Method for $I_{LEAK}$ PMOS Confirmation	93

<b>CHAPTER 5 CONCLUSION AND RECOMMENDATIONS</b>	<b>95</b>
5.1 Conclusion	95
5.2 Opportunities for Future Research	98
<b>REFERENCES</b>	<b>100</b>
<b>APPENDICES</b>	<b>111</b>



## LIST OF TABLES

TABLE	TITLE	PAGE
Table 2.1	: ITRS 2013 Year 2020	31
Table 2.2	: MOSFET design for Several Researchers	43
Table 3.1	: ITRS 2012 requirement for high performance	57
Table 3.2	: Procedure for fabrication	58
Table 4.1	: The parameters to design of DG-MOSFET	68
Table 4.2	: Process variable parameters	68
Table 4.3	: Noise factors	69
Table 4.4	: Data of Threshold Voltage by Experiments	70
Table 4.5	: Process parameter	71
Table 4.6	: Ideal results from the optimization process	72
Table 4.7	: Different values of $V_{TH}$ by noise factor	72
Table 4.8	: Final result of verification for threshold voltage.	72
Table 4.9	: The best value after optimization.	73
Table 4.10	: The control factor	75
Table 4.11	: The noise factor	75
Table 4.12	: The result of $I_{LEAK}$	75
Table 4.13	: The ANOVA results for $I_{LEAK}$	76
Table 4.14	: Best value for the optimization process	77
Table 4.15	: Different value of noise factor	78
Table 4.16	: Final outcomes of the $I_{LEAK1}$	78
Table 4.17	: DG PMOS parameters design	81

Table 4.18: Source drain and implant threshold voltage	81
Table 4.19: Process parameter PMOS	84
Table 4.20: Noise factors PMOS	84
Table 4.21: The results of the experiments involving threshold voltage	85
Table 4.22: The factor effect	86
Table 4.23: The best value for process factor	86
Table 4.24: Device threshold voltage final results	87
Table 4.25: The result after optimization best value	88
Table 4.26: The control factor $I_{LEAK}$ PMOS	90
Table 4.27: The noise factor	91
Table 4.28: The result PMOS of $I_{LEAK}$	91
Table 4.29: The result ANOVA of $I_{LEAK}$	92
Table 4.30: Best optimizations process value	93
Table 4.31: Different values are assigned to noise	93
Table 4.32: The final results of the $I_{LEAK1}$	94
Table 5.1 : The results of the DG-MOSFET	98

## LIST OF FIGURES

FIGURE	TITLE	PAGE
Figure 1.1	:Project's scope and design process	7
Figure 2.1	:Types of structure for MOSFET design	13
Figure 2.2:	Trends in the general properties of metals	17
Figure 2.3:	The ideal C-V curve	18
Figure 2.4:	The n-channel Enhancement-type MOSFET	20
Figure 2.5:	The p-type enhancement MOSFET	22
Figure 2.6:	Single gate and DG structures	26
Figure 2.7:	An integrated flexible GFET	28
Figure 2.8:	Curve of threshold voltage	32
Figure 2.9:	Taguchi design procedure	38
Figure 2.10:	P-Diagram of Taguchi experiment	39
Figure 2.11:	ATLAS input and output	42
Figure 3.1	:A proposal graphene and metal gate transistor	48
Figure 3.2	: Flow Process of the Research	50
Figure 3.3	: The P-diagram designing device	52
Figure 3.4(a)	: Gate length 22 nm	52
Figure 3.4(b)	: Overall design DG-MOSFET	52
Figure 3.5(a)	: Bilayer graphene, TiO <sub>2</sub> , WSix implantation process steps	59
Figure 3.5(b)	: Etching silicon area, aluminum deposition and mirror structure	59
Figure 3.5(c)	: Etching silicon on right and left side, add aluminum deposition and mirror structure process steps	60

Figure 3.6 :22 nm length cross section side view	62
Figure 4.1 : The doping profile and structure	64
Figure 4.2 : The curve Tonyplot $I_{DS}-V_{GS}$	65
Figure 4.3 :The multiple Vgate in Tonyplot $I_{DS}-V_{DS}$	66
Figure 4.4 : The overlay curve $I_{ON}/I_{OFF}$ ratio	67
Figure 4.5(a): Diagram of the drain current ( $I_D$ ) versus drain voltage ( $V_D$ )	69
Figure 4.5(b): NMOS contour in design	69
Figure 4.6 : Control factors and levels	71
Figure 4.7 : Graph of control factor levels	77
Figure 4.8 : The standard and high-k metal gate design	80
Figure 4.9 : The PMOS DG device	82
Figure 4.10 : $I_D-V_D$ graph ATLAS	83
Figure 4.11 : ATLAS for the $I_D-V_G$ graph	83
Figure 4.12: The sub threshold swing curve	88
Figure 4.13: Graph of control factor levels PMOS	93

## LIST OF SYMBOLS AND ABBREVIATIONS

SiO <sub>2</sub>	-	Silicon Dioxide
TiO <sub>2</sub>	-	Titanium Dioxide
WSix	-	Tungsten Silicide
FET	-	Field Effect Transistor
Si	-	Silicon
MOSFET	-	Metal-oxide semiconductor field effect transistor
EOT	-	Electrical Oxide Thickness
V <sub>TH</sub>	-	Threshold voltage
I <sub>OFF</sub>	-	Leak current
I <sub>ON</sub>	-	Drive current
ITRS	-	International Technology Roadmap for Semiconductor
V <sub>GS</sub>	-	Gate source voltage
V <sub>G</sub>	-	Gate voltage
LPCVD	-	Low Pressure Chemical Vapor Deposition Process
BPSG	-	Borophosphosilicate Glass
PMD	-	Pre-Metal Dielectric
CF	-	Control Factor
NF	-	Noise Factor
high-k	-	High dielectric constant k
EOT	-	Electrical Oxide Thickness
SOS	-	Silicon-on-Sapphire
OA	-	Orthogonal Array
S/D	-	Source/Drain
HKMG	-	High-k metal gate
DG	-	Double-gate
SG	-	Single-gate
TCAD	-	Technology Computer Aided Design
HP	-	High Performance
SCE	-	Short Channel Effects

## LIST OF APPENDICES

APPENDIX	TITLE	PAGE
APPENDIX A	ITRS 2013, Roadmap Semiconductor, 2013.	111





## LIST OF PUBLICATIONS

### Indexed Journal

Izwanizam Yahaya, A.H. Afifah Maheran, F. Salehuddin and K. E. Kaharudin, 2022. Design and Electrical Simulation of a 22 nm MOSFET with Graphene Bilayer Channel using Double High- $\kappa$  Metal Gate. *International Journal of Nanoelectronics and Materials*. Volume 15, No. 2, April 2022, pp. 79-90. (Scopus Indexed, Q3)

Izwanizam Yahaya, A.H. Afifah Maheran, F. Salehuddin and K. E. Kaharudin, 2023. Taguchi Method for PMOS Threshold Voltage Optimization with a Gate Length of 22 nm. *International Journal of Nanoelectronics and Materials*. Volume 16, January 2023, pp. 1-9 (Scopus Indexed, Q3)

### Conference Proceedings

Izwanizam Yahaya, Afifah Maheran A.H., F. Salehuddin, and K.E. Kaharudin, 2020. 22 nm Graphene FET Design Structure, Fabrication and Characterization. *Proceeding of Mechanical Engineering Research Day 2020*, pp. 129-130.

Y. Izwanizam, A. H. Afifah Maheran, F. Salehuddin, and K. E. Kaharudin, 2022. Optimization of 22 nm Bi-GFET Device for Threshold Voltage Using Taguchi Method. *AIP Conference Proceeding* 2465, 040004.

# CHAPTER 1

## INTRODUCTION

In this chapter, the background of MOSFETs in the field of device performance is presented and discusses the characteristics that make the best choice in designing new or improved MOSFET devices for material characterization applications. It also explains the objectives and scope of work. Furthermore, the structure organization of the thesis has been discussed more detail in this chapter (Faro et al., 2020).

### 1.1 Background

In order to meet the demands of the digital electronics industry, over the past few decades, the chip semiconductor design industry has placed a significant emphasis on the creation of smaller, more compact, quicker, and less expensive products (S. Chopra et al., 2015). The highest density chip design in the Ultra Large-Scale Integration (ULSI) technology requires that the metal oxide semiconductor transistor effect transistors (MOSFET) packing density be used in the highest possible range and, therefore, the smallest transistor sizes. Down scaling not only produces higher integration densities but also transistor drives and higher densities for faster switching speeds. This is the primary factor that contributed to the smaller MOSFETs, faster switching speeds, and lower production costs. A.H. Afifah Maheran et al. (2014) suggested that manipulation at the atomic scale is necessary to obtain the performance and density required in Si materials systems, in accordance with International Technology Roadmap for Semiconductor (ITRS) (M. S. Alam., 2011). MOSFET dimension down scaling is commonly called scale

(X. Wangl., 2016). Measuring the gate dielectric thickness has long been recognized as one of the keys to measuring devices. The ultra-thin gate dielectric in MOSFET remains a critical element of conventional silicon-based microelectronic devices. Since the beginning of the era of microelectronic technology, SiO<sub>2</sub> oxide gates have played an important role in device performance and scaling (X. Wang et al., 2014). Based on the SiO<sub>2</sub> gate oxide thickness of the first transistor, which is several hundred nanometers, the functionality and performance of the state-of-the-art equipment now depend on the gate oxide of a few layers of atoms 1-2 nm thick.

Because the physical thickness of SiO<sub>2</sub> based gate oxides approaches 2 nm, several fundamental problems arise (A. H. Afifah Maheran et al., 2014). In this ultra-thin regime, several major dielectric parameters are impaired like gate leakage current, oxide breakdown, boron penetration of polysilicon and channel mobility (S. Chopra et al., 2015). Each parameter is important for device operation. In other words, the scaling scenario of conventional devices involving SiO<sub>2</sub> based dielectric distribution below 1 nm has become impractical (X. Wang, 2016). Based on the weakness of SiO<sub>2</sub>, researchers have previously substituted high-k metal gates to increase the capability and efficiency of semiconductor devices. For better current performance semiconductor devices, after the replacement to WSix as high-k metal gate, the semiconductor design layer was innovated with a graphene layer. The two dimensional substance known as graphene is made up of a single layer of carbon atoms arranged in a honeycomb pattern. Its strong points are its excellent heat and electrical conductivity. Graphite is the stacked form of graphene. The use of graphene technology has increased its use in semiconductor device manufacturing technology due to high best mobility and current performance.

The DG-MOSFETs allow for greater gate length scaling and are electrostatically superior than single gate (SG) MOSFETs (Mr. Sanjay Chopade et al., 2013). Devices with

two gates on either side of the channel are known as DG-MOSFETs. In contrast to the bottom gate, which is on the lower part of the channel, the top gate is there. It enhances channel control by utilizing the gate electrodes (Zhihong Chen et al., 2008). As a result, every section of the channel is close to a gate electrode. As a result of the DG-MOSFETs structure's reduction of short-channel effects, devices may be down scaled more aggressively, up to a 10 nm gate length (Santosh Kumar Gupta et al., 2012).

The benefits of utilizing a planar arrangement include the ability to employ current production techniques and higher consistency of Silicon channel thickness. It is difficult to reach the bottom gate for device wiring and to manufacture the back gate and gate dielectric underneath the silicon channel. These drawbacks may affect device density.

Using non-planar structures, such as the wraparound gate, has the advantages of making both gates easier to construct and access and increasing device density. Front and back gates cannot be separately biased from traditional manufacturing procedures, and channel thickness is determined by lithography (poorer homogeneity) as a drawback (Tsu Jae King Liu, 2012). The DG planar structure is utilized for design and stimulation because planar structures are simple to create. The electric field and the amount of current flowing through the channel are both controlled by the voltage provided to the gate terminals.

The most popular design for double-gate MOSFETs is the planar structure, which consists of a thin silicon film sandwiched between two gates. A source and drain region are connected by a channel region in a planar double-gate MOSFET, much like a conventional MOSFET. However, there are two gate electrodes on either side of the channel region rather than just one gate electrode on top of it. A thin silicon film, which serves as the channel region, divides the two gates. To produce an electric field that regulates the flow of electrons through the channel region, the two gates can each be biased independently.

The effective channel length can be changed by varying the voltages applied to the gates, providing greater control over the transistor's performance. In addition, compared to conventional MOSFETs, the double-gate MOSFET can achieve better electrostatic control of the channel region, which enhances performance and lowers power consumption.

The double gate MOSFET is a common option for research and development due to its planar structure, which is relatively straightforward and simple to manufacture. The planar structure may, however, result in some performance drawbacks, such as heightened parasitic capacitances and short channel effects. Alternative double gate MOSFET structures, such as FinFETs and nanowire transistors, have been created by researchers to get around these restrictions.

## 1.2 Problem Statement

The continuous development of MOSFETs technology has reduced the size and length of channels from micrometres to sub micrometres and then to sub micrometres following Moore's Law (F. Salehuddin et al., 2011). The length of MOSFET was reduced to 35 nm. A reducing length of conventional MOSFETs will undertake innovation to avoid obstacles caused by basic physics (Ferain I. et al., 2011). Short-channel effects (SCEs) are always a major problem when dealing with such tiny transistors. Therefore, the goal of achieving the perfect switch for transistors and minimizing SCEs can lead to new ways of designing transistors such as multi-gate transistors. Invariability of metal-oxide semiconductor processes using ion implantation into the channel area, which alters the doping profile near the silicon substrate surface. Changing the dosage, rotation and energy of the implant will change the device features such as leakage current and threshold voltage (Nayereh Ghobadi et al., 2014). Statistical modelling techniques will be used in this research design to identify and optimize the input process parameters on various device

features. Modern semiconductor businesses have adapted their production methods to be more economical and competitive in the face of global competition. As a result, several modern technologies have scaled down the MOSFET to the nanoscale range. Because MOSFETs are frequently scaled down to generate improved performance, gate length and oxide thickness also decrease. MOSFET's distinguishing feature is scaling, which allows for size reduction in the nanoscale realm. Scaling allows for a dimension reduction in all particular aspects, however it cannot be scaled for continue indefinitely. There is a limited scalability beyond which the gadget will provide unexpected results (X. Wang, 2016). Tunneling leak currents grow dramatically when the thickness scales are decreased, causing increased power consumption and poor device dependability. As a result, replacing and increasing the gate capacitance of  $\text{SiO}_2$  with a high-k material is possible. Most difficulties, such as lowering gate leakage current and requiring an increased capacitance gate dielectric to manage short channel effects, may be resolved by shifting to a high-k material. Because of their thicker physical thickness, the introduction of new dielectric materials with higher dielectric constants (high-k) and identical equivalent oxide thicknesses (EOT) is promising. Because of this,  $\text{WSi}_6$  can be used as a metal gate and is compatible with both NMOS and PMOS devices due to engineering of the metal gate work function, as claimed in the Hong et al. (2014) patent. For more than a decade, researchers have been looking into high-k materials for gate dielectrics all over the world. To date, hafnium dioxides ( $\text{HfO}_2$ ) have outperformed other high-k dielectrics in the EOT range around 1 nm. To limit short channel effects in transistors with small sizes, a higher gate dielectric capacitance is required. It has been studied to replace  $\text{SiO}_2$  with a high-k dielectric material such as Tungsten Silicide ( $\text{WSi}_6$ ). High-k material resulted in a reduction of dielectric thickness from 3 nm to 1 nm. High mobility could benefit graphene applications such as high-frequency transistors, sensors, optoelectronic modulators, and transparent conductive electrodes. Moreover

researchers have introduced the graphene layer to improve current in semiconductor device design. Consequently, this graphene performance is presented to address the issues.

### 1.3 Research Objective

The following are the primary objectives of this study:

- i. To design and simulate a 22 nm DG-MOSFET with a high-k Metal Gate (HKMG) bilayer graphene device.
- ii. To analyze and optimize the threshold voltage, current drive, and current leakage of the device by using the Taguchi statistical method.
- iii. To improve the electron mobility by increasing current drive and reducing current leakage by using graphene in MOSFET.

### 1.4 Scope of Research

The scope of this project is to design and optimize DG-MOSFETs modified from conventional MOSFETs. The design and fabrication of silicon MOSFET will be performed using SILVACO TCAD with ATHENA software while doing the simulation using ATLAS software. After the fabrication simulation, more experiments in designing the DG-MOSFET device will be performed by changing some input process parameters. Data will be collected, and the input optimizing process parameters will be done using appropriate statistical and analysis techniques. Each fabrication step and the fabrication step are very important to ensure the right DG-MOSFET device is made. Instead, it also highlights some of the features of the MOSFET that need to be studied to obtain the desired threshold voltage level ( $V_{TH}$ ), current drive ( $I_{ON}$ ), current leakage ( $I_{OFF}$ ) - threshold swing ( $SS$ ) and current ratio. In Figure 1.1, the flowchart for the scope of work for the project is shown.




Figure 1.1: Project's scope and design process

The execution of this analysis is based on simulation, programme development, and downscaling of a 22 nm DG PMOS and NMOS with phenomena related to device dependability and their performance by incorporating a bilayer graphene using SILVACO TCAD software. The L9 experimental array of the Taguchi method is used to look into the electrical characteristics of this device. The simulation by the ATLAS module executes