



**DELAMINATION STUDY BETWEEN LEADFRAME
SUBSTRATE AND EPOXY MOLD COMPOUND FOR
SMALL OUTLINE SEMICONDUCTOR PACKAGING**



MASTER OF SCIENCE IN MECHANICAL ENGINEERING

2024



Faculty of Mechanical Technology and Engineering



**DELAMINATION STUDY BETWEEN LEADFRAME
SUBSTRATE AND EPOXY MOLD COMPOUND FOR
SMALL OUTLINE SEMICONDUCTOR PACKAGING**

Suhaimi Bin Azizan

Master of Science in Mechanical Engineering

2024

**DELAMINATION STUDY BETWEEN LEADFRAME SUBSTRATE AND
EPOXY MOLD COMPOUND FOR SMALL OUTLINE SEMICONDUCTOR
PACKAGING**

SUHAIMI BIN AZIZAN

**A thesis submitted
in fulfillment of the requirements for the degree of Master of Science
in Mechanical Engineering**



Faculty of Mechanical Technology and Engineering

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

2024

DEDICATION

This study is dedicated to my beloved wife, Dr Asmah and daughter, Asfa Shaheen who have been my source of inspiration and gave me strength when I thought of giving up, who continually provide their moral, guidance, writing skills, emotional, moral and financial support.

To my mother, Salasiah who share her word of encouragment to finish this study.

And lastly, I dedicated this thesis to the Almighty Allah, thank you for the guidance, strength, protection, giving healthy life, power of mind and skills and cure when fall sick.

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

ABSTRACT

Superior quality and reliable semiconductor integrated circuit (IC) packaging is required in electronic products especially for automotive applications due to the user safety concern. Therefore, improvement and controlling of IC package defects to reduce field application and reliability failure is essential. One of the defects that leads to this problem is package delamination. Delamination is a phenomenon where there is a gap or separation between two different interfacial surfaces. Poor adhesion between substrate and resin molding compound in IC packaging can cause serious quality issues which degrade the product and package quality. Hence, the purpose of this study is to identify the relation between surface texturing (roughening) on pre-plated leadframe (PPF) substrate and delamination issue in IC packaging assembly. The textured surface of pre-plated leadframe was prepared by the substrate supplier. In this study, four analyses were performed which analysis of surface morphology, wettability test (contact angle measurement), resin molding shear strength test and moisture-temperature reliability test. For surface morphology analysis, textured PPF substrate showed an average surface roughness of 284nm while standard copper (Cu) substrate showed only 174nm (average surface roughness). Meanwhile for the wettability test, textured PPF substrate showed the highest value of contact angle (71°) at room temperature compared to standard Cu substrate. However, at 175°C temperature which was simulated according to inline IC assembly manufacturing condition (real manufacturing environment), the textured PPF substrate exhibited the lowest contact angle value which only 55° compared to standard Cu substrate (66°). Low contact angle value at inline simulation temperature (175°C) indicated good wettability where the liquid was well dispersed on the solid surface (PPF substrate surface). Furthermore, high shear strength value was observed for textured PPF substrate (27-40kgf) compared to standard Cu substrate (8-13kgf). The final package reliability test revealed that no delamination was observed for textured PPF substrate samples. Nevertheless, this delamination issue was observed for standard Cu substrate samples. All the analyses findings agreed that the interfacial surface adhesion between substrate and molding compound was significantly improved via surface texturing. This pointed out that surface texturing (roughening) on PPF helps to eliminate and control the delamination by improving and providing good adhesion between mold compound and substrate surfaces. As a result, high quality and better reliability performance of IC package was produced and safe to be used in electronic products.

KAJIAN PELEKANGAN DI ANTARA SUBSTRAT KERANGKA DAN SEBATIAN ACUAN EPOKSI BAGI PEMBUNGKUSAN SEMIKONDUKTOR GARIS KECIL

ABSTRAK

Pembungkusan litar bersepadu (IC) semikonduktor yang berkualiti tinggi diperlukan bagi produk-produk elektronik terutamanya dalam bidang automotif kerana melibatkan keselamatan pengguna. Oleh itu, penambahbaikan dan pengawalan terhadap kecacatan pakej IC bagi mengurangkan kegagalan pelaksanaan dan kebolehpercayaan di lapangan adalah penting. Salah satu kecacatan yang menyebabkan masalah kegagalan pelaksanaan ini ialah pakej yang mengalami delaminasi. Delaminasi ialah keadaan di mana lapisan di antara dua muka berbeza terpisah dan membentuk ruang kosong di antaranya. Lekatan yang lemah di antara lapisan substrat dan sebatian damar dalam pakej IC boleh menyebabkan isu kualiti yang serius dan merendahkan kualiti pakej dan produk. Tujuan kajian ini adalah untuk mengenalpasti perkaitan di antara proses penteksturan permukaan (menjadikan permukaan lebih kasar) pada kerangka substrat pra-sadur (PPF) dan fenomena delaminasi dalam pembungkusan pakej IC. Substrat pra-sadur dengan permukaan bertekstur (kasar) disediakan oleh pihak pembekal substrat. Empat analisis dijalankan iaitu analisis morfologi permukaan, ujian kebolehasahan (pengukuran sudut sentuhan), ujian kekuatan ricih sebatian damar dan ujian kebolehharian suhu-lembapan. Untuk analisis morfologi permukaan, substrat PPF bertekstur kasar mempunyai kekasaran permukaan purata iaitu 284nm berbanding substrat kuprum (Cu) piawai iaitu 174nm. Bagi ujian kebolehasahan, substrat PPF bertekstur kasar menunjukkan nilai tertinggi sudut sentuhan (71°) pada suhu bilik berbanding substrat Cu piawai. Apabila pengukuran dilakukan pada suhu 175°C (simulasi keadaan pemasangan IC yang sebenar), substrat PPF bertekstur kasar menunjukkan nilai sudut sentuhan paling rendah iaitu hanya pada 55° berbanding dengan substrat piawai Cu (66°). Nilai sudut sentuhan rendah membuktikan tahap kebolehasahan yang baik di mana cecair tersebar dengan baik di permukaan pepejal (permukaan substrat PPF). Seterusnya, nilai ujian kekuatan ricih lebih tinggi diperhatikan pada substrat PPF yang bertekstur (27-40kgf) berbanding substrat Cu piawai (8-13kgf). Ujian kebolehharian pakej menunjukkan bahawa tiada delaminasi untuk substrat PPF bertekstur kasar manakala terdapat delaminasi bagi substrat Cu piawai. Hasil analisis menunjukkan bahawa kekuatan ikatan antaramuka di antara substrat dan sebatian damar telah bertambah baik dengan ketara melalui kaedah penteksturan permukaan. Ini menunjukkan perkaitan di antara penteksturan permukaan pada substrat PPF dan fenomena delaminasi. Penteksturan permukaan dapat mengawal dan menghapuskan delaminasi pada pakej IC melalui penambahbaikan dan penyediaan lekatan yang kuat di antara sebatian damar dan permukaan substrat. Dengan itu, pakej IC yang berkualiti tinggi dan prestasi kebolehharian yang lebih baik dapat dihasilkan serta selamat digunakan di dalam produk-produk elektronik.

ACKNOWLEDGEMENTS

First and foremost, I would like to take this opportunity to express my sincere acknowledgement to my supervisor Professor Dr. Ir. Ts. Ghazali Bin Omar as main supervisor from the Faculty of Mechanical Technology and Engineering, Universiti Teknikal Malaysia Melaka (UTeM) for his guidance, supervision, support and encouragement towards the completion of this thesis.

I would also like to express my deepest appreciation to Mr. Azizi and Mr. Nik Tajuddin, the failure analysis engineers from failure analysis laboratory ON Semiconductor Seremban, for their assistance and efforts in all the lab and analysis works.

Special thanks to all my peers, my beloved wife, daughter and mother for their moral support in completing this degree. Lastly, thank you to everyone who has been to the critical parts of realization of this project.




TABLE OF CONTENTS

	PAGE
DECLARATION	
DEDICATION	
ABSTRACT	i
ABSTRAK	ii
ACKNOWLEDGEMENTS	iii
TABLE OF CONTENTS	iv
LIST OF TABLES	vi
LIST OF FIGURES	vii
LIST OF APPENDICES	x
LIST OF ABBREVIATIONS	xi
LIST OF SYMBOLS	xiv
LIST OF UNITS	xvi
LIST OF PUBLICATIONS	xvii
 CHAPTER	
1. INTRODUCTION	1
1.1 Background	1
1.2 Problem Statement	3
1.3 Research Objectives	5
1.4 Scope of Research	5
1.5 Thesis Organization	7
 2. LITERATURE REVIEW	8
2.1 Introduction	8
2.2 Electronics Packaging Defects and Delamination	8
2.3 Metal Substrate (Leadframe) and Mold Compound	15
2.3.1 Metal Substrate (Leadframe)	15
2.3.2 Molding Compounds	18
2.4 Surface Wettability	20
2.5 Previous Research on Surface Treatment and Texturing	23
 3. MATERIALS AND METHODOLOGY	27
3.1 Introduction	27
3.2 Substrate and Raw Material	28
3.3 Project Process Flow	30
3.4 Morphology Characterization	33
3.4.1 FESEM for Grain Structure Characterization	33
3.4.2 EDS for Elemental and Compositional Analysis	36
3.4.3 Digital Probe Microscope	39
3.4.4 Optical Profiler for Surface Roughness	40
3.5 Wettability Behavior by Contact Angle Measurement	43
3.6 Mold to Leadframe Adhesion Strength by Mold Shear Strength Test	47
3.7 Reliability Stress Test, Scanning Acoustic Tomography and Package Cross-Section	50
3.7.1 Reliability (Pre-conditioning Moisture Sensitivity Level	50

	1) Stress Test	
	3.7.2 Delamination Measurement by Scanning Acoustic Tomography (SAT)	53
	3.7.3 Complete IC Package Cross-Section	57
3.8	Chapter Summary	59
4.	RESULTS AND DISCUSSION	60
4.1	Substrate and Raw Material	60
4.2	Surface Morphology Analysis	61
	4.2.1 FESEM for Grain Structure Analysis	61
	4.2.2 EDS for Elemental and Composition Analysis	63
	4.2.3 Optical Profiler for Three-Dimensional and Surface Roughness Measurement	64
4.3	Wettability Behavior	67
4.4	Mold to Leadframe Adhesion Strength Test	69
4.5	Reliability Stress Test of Complete IC Package	72
4.6	Chapter Summary	78
5.	CONCLUSION AND RECOMMENDATIONS FOR FUTURE RESEARCH	79
5.1	Conclusion	79
5.2	Recommendations for Future Research	81
	REFERENCES	83
	APPENDICES	92

LIST OF TABLES

TABLE	TITLE	PAGE
2.1	Mold compound ingredient	19
3.1	Properties of C914 metal substrate	28
3.2	Optical profiler setting for leadframe surface measurement	41
3.3	DOE of textured PPF and copper substrate for contact angle measurement	46
3.4	PC-MSL 1 requirements from JEDEC 020 standard	52
4.1	Surface roughness of the substrate samples measured by optical profiler	64
4.2	Contact angle measurement result	67
4.3	Contact angle measurement images; (a) standard Cu substrate at room temperature, (b) standard Cu substrate at room temperature at 175°C, (c) textured PPF substrate at room temperature, (d) textured PPF substrate at 175°C	68
4.4	High power optical inspection of complete package after PC-MSL 1 on standard Cu substrate and textured PPF substrate samples	72

LIST OF FIGURES

FIGURE	TITLE	PAGE
2.1	Types of delamination of IC package	9
2.2	Diagram of CTE mismatch strains and stress at interface between encapsulant and adjacent material	10
2.3	Diagram of crack propagation at interface leading to delamination	11
2.4	Diagram of delamination and crack mechanism; (a) Atmospheric moisture, (b) Moisture absorb into packaged by mold compound, (c) Package reflow and caused separation/delamination, (d) Package cracking	13
2.5	Diagram of delamination stages flow	13
2.6	Example of leadframe type; a) Small Outline IC (SOIC), b) Quad Flat No Lead (QFN), c) Plastic Dual In-Line package (PDIP), d) Plastic Leaded Chip Carrier (PLCC)	17
2.7	Type of filler; a) Fused flake filler, b) Fused spherical filler	18
2.8	An aromatic or aliphatic polyurethane formation	20
2.9	A liquid droplet on; a) an ideal surface, b) a hydrophilic and homogenous rough surface, c) a superhydrophobic heterogenous surface, d) a superhydrophobic with rough and porous surface	21
3.1	Leadframe (substrate) designed by using Autodesk AutoCAD software. Measurement unit is milimetre (mm)	29
3.2	Top view of designed leadframe (substrate) using Autodesk AutoCAD. Measurement unit is milimetre (mm)	29
3.3	Bottom view of designed leadframe (substrate) using Autodesk AutoCAD. Measurement unit is milimetre (mm)	30

3.4	Actual leadframe sample; (a) Standard Copper leadframe, (b) PPF leadframe	30
3.5	Project process step	32
3.6	FESEM tool and workstation from Ziess Merlin	34
3.7	Specimen height measurement	35
3.8	Process flow of FESEM characterization	36
3.9	Energy dispersive x-ray spectroscopy (EDS) tool set-up	37
3.10	Bruker EDS tools for leadframe substrate elemental measurement; (a) EDS detector, (b) Zoomed-in EDS detector	38
3.11	Process flow of EDS characterization	39
3.12	Digital microscope; a) Microscope setup, b) IC package image captured by digital microscope	40
3.13	Optical profiler for surface roughness measurement	41
3.14	Process flow of optical profiler measurement	43
3.15	Schematic diagram of self-fabricated contact angle tool	44
3.16	Self-fabricated contact angle and hardware assembly tools setup	44
3.17	Process flow of contact angle measurement	47
3.18	Mold shear tools Dage-4000	48
3.19	Schematic diagram of molded sample on leadframe substrate for mold shear strength test	49
3.20	Process flow of mold shear strength test	49
3.21	Moisture temperature test; a) Temperature humidity test equipment, b) Cure oven	51
3.22	Process flow of pre-conditioning moisture sensitivity level 1 (PC-MSL 1)	53
3.23	A scan dimension verification by SAT	54
3.24	Schematic diagram of SAT process steps	55
3.25	Equipment used in SAT test; a) Scanning Acoustic Microscope (SAM), SONIX UHR2000, b) SONIX IC Lab and IC Pro User's PC CPU monitor	56
3.26	Process flow of scanning acoustic tomography	56
3.27	Apparatus used for cross section; a) Mounting cup, b) Mounting clip, c) Double sided tape, d) Mixing cup, e) Stirring stick, f) Epoxy	57
3.28	Grinder and polisher used for package cross section	58
3.29	Process flow of complete IC package cross-section	59

4.1	Close-up (high power) substrate images from digital optical power microscope; a) standard Cu substrate, b) textured PPF substrate	61
4.2	FESEM images at 5.00 kx magnification of substrate surfaces; a) standard Cu substrate, b) textured PPF substrate	62
4.3	EDS spectra of (a) standard Cu substrate, (b) textured PPF substrate	63
4.4	Height intensity and 3D images of textured PPF substrate; (a) Lateral scan, (b) Scanning area on X-direction, (c) Scanning area on Y-direction, (d) Three-dimensional scanning	65
4.5	Height intensity and 3D images of standard Cu substrate; (a) Lateral scan, (b) Scanning area on X-direction, (c) Scanning area on Y-direction, (d) Three-dimensional scanning	66
4.6	Shear strength test on standard Cu and textured PPF substrate	70
4.7	Mold button shear failure mode; a) standard Cu substrate with interfacial lift-off, b) textured PPF substrate with cohesive break-off	71
4.8	SAT scan of complete package after stress testing on textured PPF substrate samples; a) SAT images, b) SAT signal graph	73
4.9	SAT scan of complete package after stress testing on standard copper substrate samples; a) SAT images, b) SAT signal graph	73
4.10	Package cross section for textured PPF substrate sample; a) cross section diagram, b) actual package cross section, c) cross section at location A, d) cross section at location C	75
4.11	Package cross section for standard Cu substrate sample Cross section of complete package after stress testing on standard Cu substrate samples; a) cross section diagram, b) actual package cross section, c) cross section at location A, d) cross section at location C	76

LIST OF APPENDICES


APPENDIX	TITLE	PAGE
A	FESEM characterization process steps	92
B	EDS characterization process steps	93
C	Optical profiler measurement process steps	94
D	Contact angle measurement process steps	95
E	Mold shear strength test process steps	96
F	Pre-conditioning moisture sensitivity level 1 process steps	97
G	Scanning acoustic tomography process steps	98
H	Complete IC package cross-section process steps	99

LIST OF ABBREVIATIONS

2D	- Two-dimensional
3D	- Three-dimensional
ACAD	- Auto computer aid design
Ag	- Silver
AMC UTEM	- Advanced Manufacturing Centre Universiti Teknikal Malaysia Melaka
AV	- Autonomous vehicles
BSE	- Backscattered electron detector
C194	- Copper alloy
C-SAM	- Scanning acoustic microscopy
C-SCAN	- Inspection with horizontally x-sectioned 2D image after focus)
CHE	- Coefficient of hydroscopic expansion
CME	- Coefficient of moisture expansion
COMP	- Composition
CSP	- Chip scale package
CTE	- Coefficient of thermal expansion
Cu	- Copper
DI water	- Deionized water
DOE	- Design of experiment
E-beam	- Electron beam
EDS	- Energy dispersive x-ray spectroscopy
EVAC	- Evacuation
FESEM	- Field-emission scanning electron microscope
HDS	- Haesung DS
HEV	- Hybrid-electric vehicle

IC	- Integrated circuit
IPC/JEDEC STD 020	- Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices
IPC/JEDEC STD 035	- Acoustic Microscopy for Non-Hermetic Encapsulated Electronic Components
IR	- Infra-red
IR 4.0	- The fourth industrial revolution
JEDEC	- JEDEC is an open standards setting organization with global membership that includes key technical individuals from most device, assembly, system and testing companies, which facilitates JEDEC's ability to publish standards with high value.
LED	- Light-emitting diode
LF	- Leadframe
LG	- Liquid-gas
MSL	- Moisture sensitivity level
N ₂	- Nitrogen gas
NiPd	- Nickel/Palladium
NiPdAu	- Nickel/Palladium/Gold
NiPdAu-Pd	- Nickel/Palladium/Gold-Palladium
NiPdAu-Ag	- Nickel/Palladium/Gold-Silver
OEM	- Original equipment manufacturers
PB	- Package-bond
PC-MSL 1	- Pre-conditioning moisture sensitivity level 1
PCB	- Printed circuit board
PDIP	- Plastic dual inline package
PLCC	- Plastic leaded chip carrier
PMC	- Post mold cure
PPF	- Pre-plated substrate leadframe
PTFE	- Polytetrafluoroethylene
QFN	- Quad Flat Non-Lead
QFP	- Quad flat package
Ra	- Average surface roughness
RH	- Relative humidity

Rsar	- Surface area ratio
Sa	- Mean (average) surface roughness height
SAM	- Scanning acoustic microscopy
SAT	- Scanning acoustic tomography
SEM	- Scanning electron microscopy
SG	- Solid-gas
SiC	- Silicon carbide
SiO ₂	- Silica
SL	- Solid-liquid
SOIC	- Small outline integrated circuit
TO	- Transistor outline
TOPO	- Topology
UV	- Ultraviolet
VSI	- Vertical scanning interferometry



LIST OF SYMBOLS

$\%$	-	Percent
ϵ_{th}	-	Thermal strain
α_E	-	Encapsulant material
α_A	-	Adjacent material
ΔT	-	Temperature change
T_g	-	Glass-transition temperature
G_t	-	Strain energy release rates due to temperature
G_p	-	Strain energy release rates due to vapor pressure
θ	-	Angle / Contact angle
γ_{LG}	-	Surface tension at liquid and gas interface
γ_{SG}	-	Surface tension at solid and gas interface
γ_{SL}	-	Surface tension at solid and liquid interface
θ_{Young}	-	Contact angle at liquid-gas interface meets the solid-liquid interface
θ_{Wenzel}	-	Wenzel's apparent (measured) contact angle of the specific (true) surface
$\theta_{Cassie-Baxter}$	-	Apparent (measured) contact angle of the Cassie-Baxter area
k	-	Surface roughness ratio
k_1	-	Ratio of solid-liquid interface to the total area of liquid droplet
k_2	-	Ratio of liquid-gas interface to the total area of liquid droplet
θ_A	-	Advancing contact angle of the solid-liquid interface

δ_s	- Surface tension for solid-air
δ_L	- Surface tension for liquid-air
δ_{sL}	- Surface tension for solid-liquid



LIST OF UNITS

nm	- Nanometer
μm	- Micrometer
$^{\circ}$	- Degree
$^{\circ}\text{C}$	- Degree celsius
kgf	- Kilogram-force
mV	- Millivolt
MPa	- Megapascal
g	- Gram
\AA	- Amstrong
mN/m	- Millinewton per meter
PPM	- Parts per million
mm	- Millimeter
s	- Second
N/m	- Newton per meter
g/cm^3	- Gram per cubic centimeter
$\text{W/m}^{\circ}\text{K}$	- Watts per meter Kelvin
$\mu\Omega\text{-cm}$	- microOhm-centimeter
kN/mm^2	- Kilowewton per square millimeter
N/mm^2	- Newton per square millimeter
kV	- Kilovolt
μL	- Microliter
MHz	- MilliHertz
dB	- Decibel
cm	- Centimeter

LIST OF PUBLICATIONS

Journal

A.Suhaimi, G. Omar and M. T. Asmah, “Correlation between Surface Texturing on Pre-Plated Leadframe and Delamination Phenomenon in Automotive Packaging,” *International Journal of Nanoelectronics and Materials*, 15(3), 2022, pp. 197-206 (SCOPUS indexed).

Conference Proceedings

A. Suhaimi, G. Omar and M. T. Asmah, “Influence of Textured Nickel/Palladium/Gold-Silver (Ni/Pd/Au-Ag) Layer on Pre-Plated Leadframe for Automotive Applications,” in *2021 IOP Conf. Series: Material Science and Engineering*, 2021, pp. 1173-1182 (SCOPUS indexed).

A. Suhaimi and G. Omar, “Assessment of NiPdAuAg Leadframe Rough for Delamination Stable in Electronic Packaging for Automotive,” in *2019 IEEE CPMT Symposium Japan (ICSJ)*, 2020, pp. 49-54.

UNIVERSITI TEKNIKAL MALAYSIA MELAKA

CHAPTER 1

INTRODUCTION

This chapter provides information of the study background, problem statement, research objectives and research scope.

1.1 Background

Now in the days of the fourth industrial revolution (IR 4.0), the new trends of automotive electronics such as autonomous vehicles (AV), hybrid-electric vehicle (HEV) and in-car infotainment are accelerating the automotive industry (Ardebili et al., 2019). Thus, reliable and full capabilities of integrated circuit (IC) devices are necessary for these automotive applications. These automotive devices require high quality and robust packaging solutions. Any functionality impairment will lead to lifetime reliability and safety risk. Device components used in automotive systems such as air bags, door locks, power train, tire pressure monitoring sensors and emergency brake system require high performance and long lasting with zero failures. Many automotive original equipment manufacturers (OEM) demand that IC components should last for 18 years with zero failure. For instance, 4,000 cars have been produced every day by Audi which composes of 7,000 IC components in every single car. Meanwhile 10,000 cars have been produced for BMW every day (Sperling and Rambo, 2019). This report proves that an enormous amount of IC components has been used in automotive industries. Therefore, reliability improvement in IC package components that satisfy the current automotive standard is vital.

One of the common failures in IC packaging is delamination which can cause serious problems such as degrading the package quality, influencing the package reliability and leading to safety performance issue (Danielle et al., 2018; Sukantharat et al., 2020). Many semiconductor companies such as Renesas, Sony and Toshiba provide their own quality handbook for users and customers that emphasizes the long-life span, quality and safety of their products (Renesas Electronics Corporation, 2017; Sony Semiconductor Solution Corporation, 2018; Toshiba Electronic Devices & Storage Corporation, 2018).

Delamination is interpreted as weak interfacial adhesion (or loss of adhesion) and separation of the encapsulant from an adjacent material at the interface. This issue is contributed by the mismatch of CTE (coefficient of thermal expansion) between two different types of dissimilar material interfaces at elevated or high temperature. In IC packaging, the occurrence of delamination is commonly observed between molding compound and metal leadframe substrate interfacial surfaces (Denoyo et al., 2018; Khanna, 2011; Sukantharat et al., 2020). In addition, post encapsulation delamination may also occur during IC packaging assembly manufacturing, board assembly and field application. There are several major factors that contribute to the delamination occurrence, for instance poor wetting, moisture ingress, high temperature and mechanical stress that induced during IC assembly processes (Garete et al., 2020; Tay et al., 1999; Tay et al., 1998).

In integrated circuit of semiconductor packaging, the leadframe (LF) substrate provides mechanical support for chip attaching and for electrical connection between attached chips with external leads of the package (Liu et al., 2008). These days, pre-plated leadframe (PPF) is an option to the conventional standard copper (Cu) leadframe that offers various advantages to the semiconductor IC packaging. This PPF substrate helps in leadframe solderability improvement and enhances the adhesion of epoxy mold compound, die attach and wire bonds (Christopher, 2013). This Cu-alloy-based plated leadframe

comprises of several layer of metal plating, for example NiPd (nickel/palladium), NiPdAu (nickel/palladium/gold), NiPdAu-Pd (nickel/palladium/gold-palladium alloy) and NiPdAu-Ag (nickel/palladium/gold-silver alloy) (Li et al., 2011).

Surface texturing or roughening the plated metal layers is one of the alternative procedures to improve the adhesion strength between molding compound to the leadframe or between molding compound to the chip interface. Textured and roughed PPF surface helps to improve the mechanical interlocking between two different interfacial surfaces and subsequently resulted in higher and better adhesion between these dissimilar interfacial surfaces. This process helps to control delamination issue for better IC package quality and reliability (Christopher, 2013; Sukantharat et al., 2020; Wenjing et al., 2012). Nevertheless, optimum surface roughness is required to ensure adhesion between these different interfacial surfaces. This is due to a very rough surface will mismatch with the adhesion standpoint while a smooth surface reduces the adhesion tendency (Khanna, 2011).

1.2 Problem Statement

A reliable IC package is highly demanding in electronic automotive industries. A weak adhesion between leadframe substrate and molding compound can cause various serious issues that impact the reliability, quality and safety of the IC package device (Danielle et al., 2018; Sukantharat et al., 2020). Copper alloy metal substrates (leadframes) are widely used in electronics packaging industries (Vivet et al., 2020; Vivet et al., 2013). However, copper surfaces will easily oxidize when exposed to high temperature during IC assembly processing. The formation of oxide layer on the leadframe surface can lead to poor interfacial adhesion between leadframe and encapsulant compound during assembly process which can further accelerate the moisture-induced in the package component and degrade the bonding adhesion (Razali et al., 2018).