




OMRON NX-SERIES

PROGRAMMABLE LOGIC CONTROLLERS

FROM ZERO TO HERO

NURDIANA NORDIN
NORAFIZAH ABAS
NIK SYHRIM NIK ANWAR



OMRON NX-SERIES

PROGRAMMABLE LOGIC CONTROLLERS

FROM ZERO TO HERO

FACULTY OF ELECTRICAL TECHNOLOGY
AND ENGINEERING



اوتيم
UNIVERSITI TEKNIKAL MALAYSIA MELAKA

PENERBIT
UTeM
Press

Website : <https://penerbit.utem.edu.my>
Books Online : <https://utembooks.utem.edu.my>
Email : penerbit@utem.edu.my

ISBN 978-629-7741-11-6



9 786297 741116

© Universiti Teknikal Malaysia Melaka
ISBN: 978-629-7741-11-6

FIRST PUBLISHED 2024

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, electronic, mechanical photocopying, recording or otherwise, without the prior permission of the Penerbit UTeM Press, Universiti Teknikal Malaysia Melaka.

Member of the Malaysian Scholarly Publishing Council (MAPIM)
Member of the Malaysian Book Publishers Association (MABOPA)
Member of Clarivate Analytics

Manuscript Editor
Rahizah Abdul Rahman

Book Cover Designer and Typesetter
Ahmad Masmuliyadi Mohd Yusof

Published and Printed in Malaysia by
Penerbit UTeM Press
Universiti Teknikal Malaysia Melaka
Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.
Phone: +606 270 1241 Fax: +606 270 1038



Cataloguing-in-Publication Data
Perpustakaan Negara Malaysia
A catalogue record for this book is available
from the National Library of Malaysia
ISBN 978-629-7741-11-6

TABLE OF CONTENTS

Preface	ix
Chapter 1 Introduction to PLC.....	3
1.1 PLC vs. PC.....	3
1.2 PLC architecture	5
1.2.1 Central Processing Unit (CPU).....	5
1.2.2 Memory	10
1.2.3 Input/Output (IO) Modules.....	12
1.2.4 Communication Interface	13
1.2.5 Programming Tools.....	18
Chapter 2 The Sysmac Studio Environment.....	23
2.1 Launching the Sysmac Studio	23
2.2 Sysmac Studio Programming Environment.....	26
2.3 Controller's Configuration and Setup.....	27
2.3.1 EtherCAT settings.....	28
2.3.2 CPU Expansion Racks.....	30
2.3.3 I/O Map.....	31
2.3.3 Controller Setup.....	32
2.3.4 Task Setting.....	34
2.3.5 OPC-UA Settings.....	36
2.4 Programming	40
2.4.1 POU.....	40
2.4.2 Data.....	41
2.4.3 Task.....	41
Chapter 3 Introduction to Ladder Programming.....	45
3.1 Ladder diagram characteristics.....	45
3.2 Ladder Programming in Sysmac Studio.....	47
3.3 Bit Logic Circuit.....	48
3.4 Holding Circuit.....	49
3.5 Bit control instruction.....	54
3.6 Data Type & Valid Range.....	58
3.7 Data Movement.....	62
3.8 Data Comparison.....	65

Chapter 4 Timers	73
4.1 On-Delay Timer (TON)	74
4.2 Off-delay Timer (TOF)	76
4.3 Timer Pulse (TP)	78
4.4 Accumulation Timer	81
4.5 Hundred-ms Timer (TIMER)	84
Chapter 5 Counters	93
5.1 Count Up Counters (CTU)	94
5.2 Count Down Counters (CTD)	100
5.3 Up-Down Counters (CTUD)	102
Chapter 6 Math Instructions	115
6.1 Addition	117
6.2 Subtraction	120
6.4 Division	123
6.6 Modulo	125
6.7 Absolute Value	126
6.8 Trigonometric Instructions	127
6.9 Exponential, Power & Square Root	127
Chapter 7 Sequencer and Shift Register	135
7.1 Shift Register	136
7.1.1 AryShiftReg	137
7.1.2 ArySHL and ArySHR	139
7.1.3 ROL and ROR	141
7.2 Sequencer	147
7.2.1 Sequence Initialization	149
7.2.2 Sequence block declaration	151
7.2.3 Sequence trigger condition	152
7.2.3 Output Activation	155
References	165