



IMPLEMENTING OPTIMAL ALGORITHM FOR EFFICIENT ON-CHIP MEMORY TESTING USING MBIST

AIMAN ZAKWAN JIDIN
MOHD FAIZAL ZULKIFLI
RAZAIDI HUSSIN

© Universiti Teknikal Malaysia Melaka

ISBN: 978-629-7741-87-1

FIRST PUBLISHED 2025

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, electronic, mechanical photocopying, recording or otherwise, without the prior permission of the Penerbit UTeM Press, Universiti Teknikal Malaysia Melaka.

Member of the Malaysian Scholarly Publishing Council (MAPIM)

Member of the Malaysian Book Publishers Association (MABOPA)

Member of Clarivate Analytics

PERPUSTAKAAN	
Universiti Teknikal Malaysia Melaka	
Editor and Proof Reader	
Mohd Syarif Mispan	No. Pasangan
87519699	TK
Manuscript Editor	7815
Mohd Hafizuddin Yusof	.M4
Tarikh	1836
Book Cover Designer and Typesetter	0025
Ahmad Masnuhiyati Mohd Yusof	9
07 APR 2026	07/07/0426

Published and Printed in Malaysia by

Penerbit UTeM Press

Universiti Teknikal Malaysia Melaka

Hang Tuah Jaya, 76100 Durian Tunggal, Melaka, Malaysia.

Phone: +606 270 1241 Fax: +606 270 1038



Cataloguing-in-Publication Data

Perpustakaan Negara Malaysia

A catalogue record for this book is available
from the National Library of Malaysia

ISBN 978-629-7741-87-1

TABLE OF CONTENTS

Dedication	v
Preface.....	xi
Trademarks	xv
Acknowledgements	xvii
Abbreviations	xix
Chapter 1: Semiconductor Memory	1
1.1 Embedded Memories in SoCs	1
1.2 SRAM Architecture and Memory Structure	4
1.3 DRAM Architecture and Memory Structure	6
1.4 The Importance of Memory Testing in SoC Design.....	7
1.5 Issues in Memory Testing	9
Chapter 2: Memory Fault Models	13
2.1 The Notion of Defect, Fault and Error	13
2.2 Static Unlinked Fault Models in an SRAM	15
2.2.1 Fault Primitives.....	16
2.2.2 SAF Description	18
2.2.3 TF Description.....	18
2.2.4 RDF and IRF Description.....	19
2.2.5 DRDF Description	20
2.2.6 WDF Description	21
2.2.7 CFst Description	21
2.2.8 CFid Description.....	23
2.2.9 CFin Description	24
2.2.10 CFtr Description.....	24
2.2.11 CFdrd Description	25
2.2.12 CFwd Description.....	26
2.2.13 Unlinked Static Faults Detection Requirements	27
2.3 Dynamic Unlinked Fault Models in an SRAM.....	29
2.4 Linked Fault Models.....	32
2.5 Summary	34

Chapter 3: Memory Test Algorithms	37
3.1 Memory Test Algorithms	37
3.1.1 Test Algorithm's Complexity	37
3.1.2 Test Algorithms' Notion	39
3.1.3 Data Background in Memory Test Algorithm	40
3.2 Required Test Operations for Fault Detection	42
3.2.1 SAF, RDF and IRF Detection	42
3.2.2 TF Detection	42
3.2.3 WDF Detection	42
3.2.4 DRDF Detection	43
3.2.5 CFtr Detection	43
3.2.6 CFwd Detection	44
3.2.7 CFdrd Detection	45
3.3 Test Algorithms for Static Faults' Detection	46
3.3.1 Non-linear Test Algorithms	46
3.3.2 Classical Test Algorithms	47
3.3.3 March Test Algorithms	48
3.4 Test Algorithms Generation	62
3.5 Selecting Test Algorithms	65
3.6 Summary	67
Chapter 4: Memory BIST	69
4.1 Design for Testability (DFT)	69
4.1.1 Scan Design	70
4.1.2 Boundary Scan Design	71
4.2 MBIST	74
4.2.1 MBIST Controller Implementation	77
4.3 MBIST Insertion Process using EDA Tools	79
4.3.1 MBIST Architecture and Test Network Generated by Tessent MemoryBIST Software	80
4.3.2 MBIST Capabilities and Features Offered by Tessent MemoryBIST Software	81
4.4 User-Defined Algorithm (UDA) Implementation in MBIST Controller using Tessent MemoryBIST	83

4.4.1	Development of UDA Tesseract Description File (TCD)	86
4.4.2	Applying a UDA in the MBIST Controller	90
4.5	Validation of Test Algorithm's Functionality and Fault Coverage.....	94
4.6	Summary	98
Chapter 5: A Case Study of Test Algorithm Enhancement and MBIST Controller Implementation.....		101
5.1	Case Study Scenario.....	101
5.2	Improving the Existing March C- Algorithm	102
5.2.1	Creating the March Modified C- (MC-) Algorithm	103
5.2.2	Analyzing the March MC- Algorithm's Fault Coverage	104
5.2.3	Developing the March MC- Algorithm's Core Description File	105
5.2.4	Validating the March MC- Algorithm via Simulations	109
5.3	Creating a New March Test Algorithm.....	111
5.3.1	The New March TWD Algorithm	112
5.3.2	Analyzing the March TWD Algorithm's Fault Coverage	112
5.3.3	Developing the March TWD Algorithm's Core Description File	113
5.3.4	Validating the March TWD Algorithm via Simulations	116
5.4	Comparing the March MC- And March TWD Algorithms ...	119
5.5	Summary	120
Chapter 6: Summary		123
References		127
Index		139

IMPLEMENTING OPTIMAL ALGORITHM FOR EFFICIENT ON-CHIP MEMORY TESTING USING MBIST

This book discusses the implementation of Memory Built-In Self-Test (BIST) for memory testing, including the memory fault models's descriptions, the method to implement a Memory BIST circuitry, and the elaboration on its test algorithm. Memory testing efficiency depends on the test coverage and duration. Hence, selecting an appropriate test algorithm is crucial to achieving an optimal balance between the test quality and cost. This book comprehensively explains the problems and challenges in memory testing and offers several solutions. It helps readers understand the Memory BIST functionality and choose the right test algorithm and implementation technique to optimize fault detections.



AIMAN ZAKWAN JIDIN completed his PhD in Electronic Engineering at Universiti Malaysia Perlis, Malaysia in 2024. His research focuses on creating a new low-complexity memory testing algorithm for optimum static fault coverage in SRAM. Previously, he gained expertise as an FPGA IP Core Design Engineer at Altera Corporation Malaysia. He is currently a senior lecturer and researcher at Universiti Teknikal Malaysia Melaka (UTeM). His research interests include DFT, VLSI and FPGA system design.



MOHD FAIZAL ZULKIFLI holds a degree in Electrical Engineering with over five years of experience specializing in structural IC design. He gained expertise at Intel Microelectronics Sdn. Bhd., focusing on optimizing circuit layouts for advanced semiconductor devices. He is currently a teaching engineer at Universiti Teknikal Malaysia Melaka (UTeM), with interests in IC design methodology, design for manufacturability (DFM) and advancing structural design techniques for cutting-edge technology nodes.



RAZAIDI HUSSIN received his PhD degree in Electronic and Electrical Engineering from the University of Glasgow, the UK, in 2017 with a focus on oxide-reliability issues in complementary metal-oxide-semiconductor nanoscale devices. He joined Universiti Malaysia Perlis in 2002. He is now a full-time Associate Professor at the Faculty of Electronic Engineering and Technology, Universiti Malaysia Perlis.



**PENERBIT
UTeM
Press**

Website : <https://penerbit.utem.edu.my>
Books Online : <https://utembooks.utem.edu.my>
Email : penerbit@utem.edu.my

ISBN 978-629-7741-87-1



04000

9 786297 741871