Simulation Studies Of 30 MHz Phase-Locked Loop Coherent Receiver

Fauzi, Abdul Wahab (2005) Simulation Studies Of 30 MHz Phase-Locked Loop Coherent Receiver. Masters thesis, Universiti Tun Hussein Onn.

[img] PDF (24 Pages)
Simulation_studies_of_30mhz.pdf - Submitted Version
Restricted to Registered users only

Download (3MB)


Phase-Locked Loop or in short PLL is a vital part in electronics system mainly in communication system in getting back the transmitted signal. As a whole, it is basically a closed loop frequency control system where its function is based on the phase sensitive detection of phase difference between the input signal (transmitted signal) and the output of the controlled oscillation. Although the system had been around since 1930's, implemented by the French Engineer, H. De Bellescise~ but still, until today further development is in progress in achieving better response and performance in retrieving and synchronising transmitted signals. The purpose of this project is to familiarise in designing and constructing a 30 MHz Phase-Locked Loop Coherent Receiver by computer simulation, taking account the requirements for each building block of a PLL system, the stability of the system and the response of the system. To achieve this, the process includes simple and direct calculations, and circuit simulations observation. Results are represented in graphs and are analysed.

Item Type: Thesis (Masters)
Uncontrolled Keywords: Phase-locked loops
Subjects: T Technology > T Technology (General)
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions: Library > Tesis > FKEKK
Depositing User: Siti Syahirah Ab Rahim
Date Deposited: 30 Oct 2014 12:47
Last Modified: 28 May 2015 04:29
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item