Multipoint Detection Technique With The Best Clock Signal Closed-Loop Feedback To Prolong FPGA Performance

Soin, Norhayati and Zakaria, Zahriladha and Salim, Sani Irwan and Jaafar, Anuar and Wan Muhamad Hatta, Sharifah Fatmadiana (2021) Multipoint Detection Technique With The Best Clock Signal Closed-Loop Feedback To Prolong FPGA Performance. Applied Sciences (Switzerland), 11 (14). pp. 1-19. ISSN 2076-3417

Text MULTIPOINT DETECTION TECHNIQUE WITH THE BEST CLOCK SIGNAL CLOSED-LOOP FEEDBACK TO PROLONG FPGA PERFORMANCE.PDF Download (602kB)

Abstract

The degradation effect of a field-programmable gate array becomes a significant issue due to the high density of logic circuits inside the field-programmable gate array. The degradation effect occurs because of the rapid technology scaling process of the field-programmable gate array while sustaining its performance. One parameter that causes the degradation effect is the delay occurrence caused by the hot carrier injection and negative bias temperature instability. As such, this research proposed a multipoint detection technique that detects the delay occurrence caused by the hot carrier injection and negative bias temperature instability degradation effects. The multipoint detection technique also assisted in signaling the aging effect on the field-programmable gate array caused by the delay occurrence. The multipoint detection technique was also integrated with a method to optimize the performance of the field-programmable gate array via an automatic clock correction scheme, which could provide the best clock signal for prolonging the field-programmable gate array performance that degraded due to the degradation effect. The delay degradation effect ranged from 0◦to 360◦ phase shifts that happened in the field-programmable gate array as an input feeder into the multipoint detection technique. With the ability to provide closed-loop feedback, the proposed multipoint detection technique offered the best clock signal to prolong the field-programmable gate array performance. The results obtained using the multipoint detection technique could detect the remaining lifetime of the field programmable gate array and propose the best possible signal to prolong the field-programmable gate array’s performance. The validation showed that the multipoint detection technique could prolong the performance of the degraded field-programmable gate array by 13.89%. With the improvement shown using the multipoint detection technique, it was shown that compensating for the degradation effect of the field-programmable gate array with the best clock signal prolonged the performances.

Item Type:	Article
Uncontrolled Keywords:	Aging Sensor, Clock Correction, FPGA, Verilog Programming
Divisions:	Faculty of Electronics and Computer Engineering
Depositing User:	Norfaradilla Idayu Ab. Ghafar
Date Deposited:	09 Mar 2022 16:44
Last Modified:	09 Mar 2022 16:44
URI:	http://eprints.utem.edu.my/id/eprint/25553
Statistic Details:	View Download Statistic

Actions (login required)

View Item