DESIGN OF FREQUENCY SELECTIVE LIMITING CIRCUIT

Zahriladha, Zakaria (2012) DESIGN OF FREQUENCY SELECTIVE LIMITING CIRCUIT. In: 3rd International Conference on Engineering and ICT (ICEI2012), 4 – 5 April 2012, Melaka, Malaysia. (In Press)

[img] PDF
ICEI2012_DESIGN_OF_FREQUENCY_SELECTIVE_LIMITING_CIRCUIT.pdf - Published Version
Restricted to Repository staff only until 2020.

Download (564kB) | Request a copy

Abstract

This paper explains the design of frequencyselective limiting circuit. The circuit is typically based on nonlinear matched reflection-mode bandstop resonator. This type of Frequency Selective Limiters achieves fast switching, high-level of power limiting, and flexible channel bandwidth. For single channel limiting, a device with one resonator (first order) produced a band-stop response centred at 2 GHz with 250 MHz of limiting bandwidth, 0 dBm limiting threshold, and 32 dB limiting level and it gave an all-pass response with less than 2.5 dB insertion loss at low RF powers. Multi-resonator filter has been used inorder to improve the performance of the device. The prototype will produce intermodulation distortions and response time. Simulated results show an excellent highly selective bandstop performance at high powers with a near all-pass response at low signal powers.

Item Type: Conference or Workshop Item (Paper)
Subjects: T Technology > T Technology (General)
Divisions: Faculty of Electronics and Computer Engineering > Department of Telecommunication Engineering
Depositing User: DR ZAHRILADHA ZAKARIA
Date Deposited: 19 Apr 2013 14:39
Last Modified: 28 May 2015 03:48
URI: http://eprints.utem.edu.my/id/eprint/7323
Statistic Details: View Download Statistic

Actions (login required)

View Item View Item