Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory

Arshad, Norsuhaidah (2016) Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory. Masters thesis, Universiti Teknikal Malaysia Melaka.

	Text (24 Pages) Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory.pdf - Submitted Version Download (373kB)
	Text (Full Text) Fault Analysis And Test For Bridge Defect In Resistive Random Access Memory.pdf - Submitted Version Restricted to Registered users only Download (5MB)

Abstract

Resistive Random-Access Memory (ReRAM) is one of the potential candidates of emerging semiconductor memory to replace the conventional memory technologies.Besides, ReRAM offers many attractive advantages, such as non-volatile, scalable, low power consumption, and fast data access. Due to the infancy stage of this emerging memory, ReRAM is prone to have bridge defects that could lead to test escape and reliability issues. Moreover, with the lack of electrical model for ReRAM, this research presents an electrical ReRAM model that was designed with SILVACO Electronic Design Automation (EDA) software. All ReRAM elements designed used 22nm Complementary Metal Oxide Semiconductor (CMOS) transistors and a novel non- CMOS device, known as memristor, as the memory cell array. The optimal memristor model that had been proposed by D. Biolek was chosen among three published memristor SPICE models. The selection was made based on the performance analysis.Furthermore, simulation of 2x2 cell ReRAM was executed in order to prove the functionality of the design. The designed ReRAM model functioned as desired based on the simulation results. In addition, the defective behaviors of the faulty ReRAM that were impacted by the three types of bridge defects, (bridge between wordlines; BW, bridge between bitlines; BB and bridge between bitlines and wordlines; BBW) had been studied in this work. The faulty ReRAM model was established by injecting the defects into the designed electrical ReRAM model. As this ReRAM employed a non-CMOS device as its memory cells, the defect that occurred might behave differently than that happens in conventional memories. This could cause the faulty ReRAM to escape from the available memory test. The simulation of the faulty ReRAM model showed that the bridge defects had been due to the Undefined State Faults (USFs) during reading operation. Besides, any faulty in ReRAM caused by USF makes setting the cell to the desired logical value a challenging task, and this fault is difficult to be detected. Hence, a new Design-for-Testability (DfT) technique was proposed to detect these USFs. This technique, known as Adaptive Sensing Read Voltage (ASRV), had been developed based on the mechanism of memristor, as well as the function of sense amplifier. Apart from that, a slight circuit modification was done to implement the DfT circuitry. Based on the simulation results during the DfT implementation, the proposed DfT technique successfully detects the USFs that occurred when 0Ω ≤ RBW ≤ 50Ω for BW injection, 36Ω ≤ RBB ≤ 372Ω for BB injection and 140Ω ≤ RBBW ≤ 210Ω for BBW injection.However, this DfT technique might not suitable for BBW injection as it might kill the healthy cell.

Item Type:	Thesis (Masters)
Uncontrolled Keywords:	Semiconductor storage devices, Bridge Defect, Resistive Random Access Memory
Subjects:	T Technology > T Technology (General) T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:	Library > Tesis > FKEKK
Depositing User:	Muhammad Afiz Ahmad
Date Deposited:	31 Mar 2017 01:31
Last Modified:	08 Oct 2021 13:00
URI:	http://eprints.utem.edu.my/id/eprint/18373
Statistic Details:	View Download Statistic

Actions (login required)

View Item